Kašauskas V, Anilionis R, Eidukas D. Simulation of the MOS Transistors Structures Channel Technological Problems. ELEKTRON ELEKTROTECH. 2010;106(10):139-142. doi:10.5755/j02.eie.9144