Kašauskas V, Anilionis R, Eidukas D. Simulation of the MOS Transistors Structures Channel Technological Problems. ELEKTRON ELEKTROTECH. 2010;106(10):139-142. Accessed February 7, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/9144