Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics. ELEKTRON ELEKTROTECH. 2013;19(10):81-86. doi:10.5755/j01.eee.19.10.2464