(1)
Jasonis, V.; Poviliauskas, D.; Marcinkevičius, A. Simulation of the Integrated Signal Folding Circuit With P–Spice. ELEKTRON ELEKTROTECH 2007, 73, 37-40.