(1)
Andriukaitis, D.; Anilionis, R. Etching Process Simulation in MOS Nanoscale Structures.
ELEKTRON ELEKTROTECH
2006
,
69
, 5-8.