Kašauskas, V.; Anilionis, R.; Eidukas, D. Simulation of the MOS Transistors Structures Channel Technological Problems. ELEKTRON ELEKTROTECH 2010, 106, 139-142.