Temich, S. .; Golonek, T. .; Grzechca, D. . Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit. ELEKTRON ELEKTROTECH 2019, 25, 25-33.