(1)
Beniseviciute, R.; Butkus, L.; Seinauskas, R. Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds With Higher Levels Faults. ELEKTRON ELEKTROTECH 1998, 18.