Beniseviciute, R.; Lipnickas, A.; Sadauskas, G.; Vaitkevicius, G. Strategy of CMOS IC Layout Topology Design and Verification. ELEKTRON ELEKTROTECH 1998, 14.