(1)
Bareisa, E.; Jusas, V.; Motiejunas, K.; Seinauskas, R. On Delay Test Generation for Non-Scan Sequential Circuits at Functional Level. ELEKTRON ELEKTROTECH 2011, 109, 67-70.