(1)
Sledevic, T.; Navakauskas, D. FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron. ELEKTRON ELEKTROTECH 2016, 22, 92-95.