Temich, S. .; Golonek, T. .; Grzechca, D. . Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit. ELEKTRON ELEKTROTECH 2019, 25 (3), 25-33. https://doi.org/10.5755/j01.eie.25.3.23672.