(1)
FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron. ELEKTRON ELEKTROTECH 2016, 22 (2), 92-95. https://doi.org/10.5755/j01.eie.22.2.14598.