(1)
Keršys, T.; Anilionis, R.; Eidukas, D. Simulation of Stress Distribution in the Silicon Substrate. ELEKTRON ELEKTROTECH 2007, 76 (4), 3-8.