(1)
Andriukaitis, D.; Anilionis, R. Etching Process Simulation in MOS Nanoscale Structures. ELEKTRON ELEKTROTECH 2006, 69 (5), 5-8. https://doi.org/10.5755/j02.eie.10665.