(1)
Etching Process Simulation in MOS Nanoscale Structures. ELEKTRON ELEKTROTECH 2006, 69 (5), 5-8.