(1)
The Fault Model of Programmable Logic Block. ELEKTRON ELEKTROTECH 2005, 62 (6), 48-52.