Syrevitch, Y.; Zinchenko, D. Verifiable Template Development for HDL- Descriptions. ELEKTRON ELEKTROTECH 2007, 75 (3), 53-56. https://doi.org/10.5755/j02.eie.10471.