(1)
FPGA Based Packet Splitter Implementation Using Mixed Design Flow. ELEKTRON ELEKTROTECH 2008, 88 (8), 15-18.