On Delay Test Generation for Non-Scan Sequential Circuits at Functional Level. ELEKTRON ELEKTROTECH 2011, 109 (3), 67-70. https://doi.org/10.5755/j01.eee.109.3.173.