Jasonis, V., Poviliauskas, D. and Marcinkevičius, A. 2007. Simulation of the Integrated Signal Folding Circuit with P–Spice. Elektronika ir Elektrotechnika. 73, 1 (Jan. 2007), 37-40.