Marcinkevičius, A.J., Jasonis, V. and Poviliauskas, D. 2007. Signal Simulation in Folding and Interpolating Integrated ADC. Elektronika ir Elektrotechnika. 77, 5 (May 2007), 29-32.