Keršys, T., Anilionis, R. and Eidukas, D. 2007. Simulation of Stress Distribution in the Silicon Substrate. Elektronika ir Elektrotechnika. 76, 4 (Apr. 2007), 3-8.