Syrevitch, Y. and Zinchenko, D. 2007. Verifiable Template Development for HDL- Descriptions. Elektronika ir Elektrotechnika. 75, 3 (Mar. 2007), 53-56.