Kašauskas, V., Anilionis, R. and Eidukas, D. 2010. Simulation of the MOS Transistors Structures Channel Technological Problems. Elektronika ir Elektrotechnika. 106, 10 (Nov. 2010), 139-142.