[1]
Sledevic, T. and Navakauskas, D. 2016. FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron. Elektronika ir Elektrotechnika. 22, 2 (Apr. 2016), 92-95. DOI:https://doi.org/10.5755/j01.eie.22.2.14598.