V. Krunic, M. et al. 2017. An Empirical Methodology for Power Analysis of CMOS Integrated Circuits. Elektronika ir Elektrotechnika. 23, 5 (Oct. 2017), 46–53. DOI:https://doi.org/10.5755/j01.eie.23.5.19242.