[1]
Luo, J. et al. 2017. Hardware Implementation of Single Iterated Multiplicative Inverse Square Root. Elektronika ir Elektrotechnika. 23, 4 (Jul. 2017), 18–23. DOI:https://doi.org/10.5755/j01.eie.23.4.18717.