1998. Strategy of CMOS IC Layout Topology Design and Verification. Elektronika ir Elektrotechnika. 14, 1 (Jan. 1998).