Bareiša, E. et al. 2004. Testing of FPGA Logic Cells. Elektronika ir Elektrotechnika. 56, 7 (Oct. 2004). DOI:https://doi.org/10.5755/j02.eie.10847.