Keršys, T. et al. 2007. Simulation of Stress Distribution in the Silicon Substrate. Elektronika ir Elektrotechnika. 76, 4 (Apr. 2007), 3–8. DOI:https://doi.org/10.5755/j02.eie.10705.