2006. Etching Process Simulation in MOS Nanoscale Structures. Elektronika ir Elektrotechnika. 69, 5 (May 2006), 5–8.