Abraitis, V. and Bareiša, E. 2005. The Fault Model of Programmable Logic Block. Elektronika ir Elektrotechnika. 62, 6 (Jul. 2005), 48–52.