Abraitis, V. and Bareiša, E. 2005. The Fault Model of Programmable Logic Block. Elektronika ir Elektrotechnika. 62, 6 (Jul. 2005), 48–52. DOI:https://doi.org/10.5755/j02.eie.10454.