Syrevitch, Y. and Zinchenko, D. 2007. Verifiable Template Development for HDL- Descriptions. Elektronika ir Elektrotechnika. 75, 3 (Mar. 2007), 53–56. DOI:https://doi.org/10.5755/j02.eie.10471.