[1]
Hahanov, V. et al. 2007. NoCs Design for Verification. Elektronika ir Elektrotechnika. 75, 3 (Mar. 2007), 45–48. DOI:https://doi.org/10.5755/j02.eie.10470.