Bareiša, E. et al. 2007. Functional Delay Test Construction Approaches. Elektronika ir Elektrotechnika. 74, 2 (Feb. 2007), 49–54. DOI:https://doi.org/10.5755/j02.eie.10370.