Jasonis, V. et al. 2007. Simulation of the Integrated Signal Folding Circuit with P–Spice. Elektronika ir Elektrotechnika. 73, 1 (Jan. 2007), 37–40. DOI:https://doi.org/10.5755/j02.eie.10327.