Shinde, S.A. et al. 2008. FPGA based Packet Splitter Implementation Using Mixed Design Flow. Elektronika ir Elektrotechnika. 88, 8 (Oct. 2008), 15–18. DOI:https://doi.org/10.5755/j02.eie.11225.