[1]
Eidukas, D. 2010. Modeling of Level of Defects in Electronics Systems. Elektronika ir Elektrotechnika. 99, 3 (Mar. 2010), 13–16. DOI:https://doi.org/10.5755/j02.eie.9896.