Bareiša, E. et al. 2010. Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits. Elektronika ir Elektrotechnika. 105, 9 (Oct. 2010), 39–42.