Kašauskas, V. et al. 2010. Simulation of the MOS Transistors Structures Channel Technological Problems. Elektronika ir Elektrotechnika. 106, 10 (Nov. 2010), 139–142. DOI:https://doi.org/10.5755/j02.eie.9144.