2011. On Delay Test Generation for Non-scan Sequential Circuits at Functional Level. Elektronika ir Elektrotechnika. 109, 3 (Mar. 2011), 67–70. DOI:https://doi.org/10.5755/j01.eee.109.3.173.