2013. Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics. Elektronika ir Elektrotechnika. 19, 10 (Dec. 2013), 81–86. DOI:https://doi.org/10.5755/j01.eee.19.10.2464.