

Recent Developments in Inverter Topologies for Direct Torque Controlled Induction Motors

Fatih Korkmaz^{1,*}, Mustafa Karhan²

¹*Department of Electrical and Electronics Engineering, Cankiri Karatekin University, Ulyuzi Campus, Cankiri, Turkiye*

²*Department of Electrical and Electronics Engineering, Gaziantep Islam, Science and Technology University, Mustafa Bencan St. 6/4 Gaziantep, Turkiye*

**fkorkmaz@karatekin.edu.tr; mustafa.karhan@gibtu.edu.tr*

Abstract—Direct torque control (DTC), an industrial standard for applications requiring high dynamic performance in induction motors, has reached its performance limits owing to the high torque ripple and acoustic noise generated by traditional two-level inverters. This comprehensive review examines the technological evolution of power converter topologies developed to extend the performance limits of DTC, from classic multilevel structures, such as neutral point clamping and cascaded H-bridge, to recently developed reduced-switching-count and asymmetric hybrid topologies. The study also details the integration of matrix converters, which increase power density, and open-ended winding (OEW) architectures, which enable voltage optimization, with DTC. The article compares existing topologies in terms of cost, efficiency, and harmonic performance and provides critical projections on how silicon carbide (SiC)/gallium nitride (GaN)-based wide bandgap semiconductors and fault-tolerant designs will transform future electric drive systems, thereby offering a strategic roadmap for researchers and design engineers.

Index Terms—Direct torque control; Induction motor; Inverter topology; Matrix converter; Multilevel inverter; Wide-bandgap semiconductor.

I. INTRODUCTION

Induction motors (IM) are essential components of industrial production systems and recently accelerating electric vehicle (EV) technology owing to their robust construction, low cost, ease of maintenance, and resistance to harsh operating conditions. In particular, in applications requiring variable speed and torque, such as pumps, fans, compressors, and traction systems, the performance of these machines is directly dependent on the topology of the power electronics converter used and the control strategy applied [1], [2]. Direct torque control (DTC), developed by Takahashi and Noguchi in the mid-1980s, stands out compared to field-oriented control (FOC) due to its structure that does not require coordinate transformations and pulse width modulation (PWM) blocks, its fast dynamic torque response, and its robustness against parameter change [3]. However, the classic DTC scheme, which has become an industrial standard, struggles to meet the requirements of modern high-performance drivers when implemented with traditional two-level voltage-sourced inverters (2L-VSIs) because of internal

structural limitations.

The most significant disadvantages of the classic two-level inverter and hysteresis-based DTC combination are high torque and current ripple observed at low speeds and in the steady state, the variable switching frequency, and the high total harmonic distortion (THD) in the generated output voltage [4]. Additionally, particularly in medium-voltage drives and new-generation EV battery systems that are transitioning to the 800 V level, the high dv/dt stress applied by two-level structures to motor terminals threatens motor winding insulation, causes bearing currents, and causes serious electromagnetic interference (EMI) problems [5], [6]. These issues cannot be fully overcome simply by improving the control algorithm (e.g., by adding artificial neural networks or model predictive control); they necessitate a fundamental change in the hardware infrastructure, namely the inverter topology. In this context, multi-level inverters (MLIs) provide an ideal hardware platform for DTC applications because they naturally reduce harmonic content by synthesizing the output voltage in a staircase pattern, divide the voltage stress on the switching elements, and deliver high power quality at lower switching frequencies [7], [8].

A review of the current literature reveals that in addition to classic MLI topologies such as neutral point clamped (NPC), cascaded H-bridge (CHB), T-type, and flying capacitor (FC) aim to improve the performance of the DTC method, matrix converters (MC) that do not require a DC bus capacitor, and cost-focused reduced switch count (RSC) topologies are also being intensively researched [9]. For example, three-level and higher topologies provide the DTC algorithm with a much richer voltage vector space, enabling more precise compensation for torque and flux errors and thus minimizing fluctuations [10], [11].

The primary objective of this study is to provide a comprehensive classification of the inverter topologies employed in DTC-based induction motor drives by critically comparing their impacts on torque ripple, harmonic performance, cost, and control complexity, ranging from classical structures to advanced multilevel and hybrid architectures.

This compilation study is based on a systematic literature review aimed at comprehensively analyzing current research,

technological developments, and future trends in the field of MLI topologies for IM drives. To ensure access to the most authoritative academic publications, a systematic search protocol was implemented across the most reputable databases in power and industrial electronics: IEEE Xplore, Web of Science, Scopus, ScienceDirect, and Springer. In addition to these primary academic indexes, Google Scholar was utilized to broaden the search scope, examine relevant grey literature, and perform cross-verification of the findings.

These platforms were selected because of their extensive coverage of high-impact journals and peer-reviewed conference proceedings. The search query utilized a combination of Boolean operators (AND, OR) and keywords, including: “Direct Torque Control”, “Multilevel Inverter”, “Matrix Converter”, and “Induction Motor”. The search timeframe was strictly set from 2010 to 2026 to capture both the foundational developments and the most recent breakthroughs in wide-bandgap (WBG) semiconductors and AI-enhanced control algorithms.

The selection process was strategically designed to capture the most impactful and technically relevant advancements in the field. The inclusion criteria were as follows:

- Studies focusing primarily on IM, as these represent the most prevalent machines in modern industrial DTC applications;
- Research published in high-impact journals and highly-cited review articles that provide a foundational synthesis of the field;
- Recent publications from 2010 to 2026, with a particular emphasis on the 2021–2026 period to incorporate the latest trends in semiconductors and advanced control methods.

The literature synthesis was executed through a rigorous multistage screening framework to ensure the highest technical relevance and scientific integrity. Initially, a broad search across leading academic databases identified a pool of approximately 900 publications. In the second stage, focused filtration was applied, targeting studies specifically aligned with the IM architecture, advanced DTC strategies, and the investigated multilevel/matrix inverter topologies. This phase narrowed the scope to 180 high-potential studies, which underwent a comprehensive full-text evaluation.

Finally, based on the robustness of their empirical

validation and contribution to the current state-of-the-art, 127 landmark publications were selected for inclusion in this review. By prioritizing high-impact journals and seminal review articles, this methodology ensures that comparative analysis is anchored in the most authoritative and up-to-date evidence available in the power electronics field.

The remainder of this paper is organized as follows. Section II establishes the theoretical foundation by focusing on the operation of inverters within DTC-controlled induction motor drives. Section III provides a detailed examination of MLI topologies and their impact on DTC performance. Section IV introduces new-generation inverter architectures and their specific DTC applications, followed by Section V, which analyzes matrix converter-based DTC strategies known for eliminating DC-link capacitors. Section VI presents a comparative evaluation of the discussed topologies, identifying their respective advantages and limitations. In Section VII, a comprehensive performance assessment is conducted in terms of cost-effectiveness, efficiency, and harmonic distortion while exploring how wide-bandgap (SiC/GaN) semiconductors and fault-tolerant designs are reshaping the future of electric drives. Section VIII discusses the integration of these high-performance drives into Industry 4.0 frameworks, highlighting the role of IoT-based monitoring and digital twin technologies. Finally, Section IX concludes the study by offering strategic insights and directions for future research in the field.

II. INVERTER REQUIREMENTS FOR IM DTC

The DTC principle is fundamentally based on controlling the motor’s stator flux vector and electromagnetic torque directly through the inverter’s switching states without any coordinate transformation or current regulator [12]. In this structure, the stator flux magnitude and the torque error are digitized via hysteresis bands and combined with the sector information of the stator flux vector to select the optimal voltage vector from a look-up table (LUT) [13]. The primary objective of the hysteresis controllers used in the classic DTC scheme (two-level for flux and three-level for torque) is to produce the fastest dynamic response by minimizing dependence on motor parameters [14]. The traditional DTC block scheme is shown in Fig. 1.




Fig. 1. Hysteresis-based DTC system architecture and fundamental control equations.

However, the success of this control strategy is directly related to the resolution of the voltage vectors that the inverter can provide and the flexibility with which it can use the DC

bus voltage [15]. Therefore, the mathematical demands of the DTC algorithm create three critical requirements for inverter hardware: an increased voltage vector count, efficient DC bus

utilization, and limitation of common-mode voltage (CMV).

Classic two-level inverters can provide only eight voltage vectors in the space vector plane, with six active vectors and two zero vectors; this causes the stator flux path to deviate from its ideal circular form and exhibit a hexagonal structure, resulting in increased torque ripple [16]. The primary feature expected of an inverter to improve DTC performance is the ability to generate a greater number of voltage vectors with different amplitudes (large, medium, and small) in the space vector plane. MLI topologies overcome this limitation by offering a greater number of switching combinations; for example, 27 in a three-level structure and significantly more in a five-level structure [17]. This increase in the number of vectors allows the plane containing the stator flux vector to be divided into 12 or 24 sectors instead of the conventional six sectors, thereby enabling torque and flux errors to be compensated with smaller and more precise voltage steps [11], [16]. In particular, at low speeds and under transient conditions, the “medium” and “small” amplitude vectors provided by the inverter are critical to preventing drops in stator flux (flux droop) and smoothing the torque response [18].

The second critical aspect expected from an inverter design is the effective use of the DC bus voltage and the balancing of capacitor voltages. In applications where the DC source is a battery or fuel cell, such as electric vehicles and renewable energy systems, the inverter must minimize switching losses and maintain a low harmonic content when transferring the DC bus voltage (V_{dc}) to the motor terminals [19]. In MLI structures, such as NPC or T-type, the potential shift of the DC bus midpoint (neutral point unbalance) can cause disturbances in output voltage and excessive voltage stress on semiconductors, thereby compromising the stability of the DTC [20]. Therefore, an inverter driven by the DTC algorithm is expected to have a topology that also accounts for the effects of the selected switching states (redundant states) on the charging or discharging of the DC bus capacitors [21].

Finally, one of the most important features expected from inverters in modern drive systems is the management of CMV, which causes damage to motor bearings and EMI. Owing to the nature of DTC, its hysteresis-free and asynchronous switching structure tends to generate high-frequency CMV components at the inverter output [22]. Although reducing CMV in traditional two-level inverters typically requires passive filters, MLI topologies offer the flexibility to select vector combinations that produce zero CMV or limit CMV amplitude to low levels, such as $V_{dc}/6$. In this context, an ideal DTC inverter should possess switching capabilities that ensure not only torque production, but also the motor insulation life and electromagnetic compatibility of the system. The topologies developed to meet these requirements differ in terms of structural complexity and cost.

III. CLASSIC MULTI-LEVEL INVERTER TOPOLOGIES

Classic MLI topologies, developed to meet hardware requirements such as the increased number of voltage vectors expected from the inverter and DC bus usage flexibility in the control of induction motors using DTC, and which have become industrial standards, include diode-clamped, flying

capacitor, and cascaded H-bridge structures. This section examines the structural characteristics of these topologies, their integration with the DTC algorithm, and, in particular, the dynamics of balancing the neutral point and capacitor voltages, based on fundamental and current studies in the literature.

A. Diode-Clamped Inverters

The NPC inverter, introduced to the literature by Nabae, Takahashi, and Akagi in 1981 [23], is the most commonly used topology in medium-voltage industrial drives. A three-level NPC (3L-NPC) structure divides the DC bus by two series capacitors and uses clamping diodes to create $+V_{dc}/2$, 0, and $-V_{dc}/2$ voltage levels at phase output [24]. This structure enables the space vector plane to be divided into 12 sectors instead of six in the DTC strategy, allowing for more precise control of the torque and flux errors. Furthermore, T-type inverters, which are derivatives of NPCs, are gaining popularity in electric vehicle applications because they offer lower transmission losses than the NPCs, particularly at medium switching frequencies and partial loads [25]. The NPC inverter topology is illustrated in Fig. 2.




Fig. 2. Circuit diagram of the three-phase, three-level locked-in diode (NPC) inverter topology.

Although this structure provides an excellent platform for reducing harmonic distortion and dv/dt stress at the motor terminals, maintaining equal capacitor voltages in hysteresis-based control methods, such as DTC, is challenging. Under ideal conditions, the voltage across each capacitor should be $V_{dc}/2$; however, the non-zero average current flowing to the inverter’s neutral point causes one capacitor to overcharge, while the other discharges [26]. This imbalance causes errors in DTC torque and flux estimation by distorting the amplitudes of the output voltage vectors, increasing the voltage stress on the semiconductors, and generating low-order harmonics in the output current [27]. The T-type inverter topology is illustrated in Fig. 3.

The methods developed to solve this problem are integrated into the switching table logic of the DTC. The redundant state selection method is the most common approach. In this method, when the DTC algorithm selects a “small vector” based on torque and flux error, it applies the switching combination that will provide balance considering the instantaneous voltage difference of the DC bus capacitors and the direction of the phase current [28]. For example, the authors in [16] demonstrated that they successfully balanced the NP voltage using redundant small vectors in a twelve-sector DTC structure. A similar approach applies to T-type inverters; the authors in [25] optimized efficiency while

controlling the NP potential in a T-type structure using a modified modulation technique. Furthermore, the use of virtual space vectors allows the creation of a synthetic vector that cancels the neutral current by combining three vectors in specific ratios to eliminate low-frequency fluctuations caused by medium vectors [29].




Fig. 3. Three-level T-type neutral point clamped inverter configuration.

B. Flying Capacitor Inverters

The flying capacitor (FC) inverter topology uses series-connected “floating” capacitors integrated into the phase legs to provide multilevel voltage synthesis. This structure eliminates the clamping diodes in the NPC topology while offering a modular architecture that increases system reliability and fault tolerance [6]. The most critical feature of the FC topology for DTC applications is that it has multiple switching combinations (redundant switching states) that can produce the same output voltage level. This redundancy not only allows the DTC algorithm to control the electromagnetic torque and stator flux, but also provides an additional degree of freedom that enables the charging or discharging of flying capacitors depending on the selected switching state and the direction of the phase current [30], [31]. The flying capacitor inverter topology is shown in Fig. 4.




Fig. 4. Circuit diagram of three-phase, three-level flying capacitor (FC) inverter topology.

Balancing capacitor voltages in FC inverters is critical for system stability and the quality of the generated voltage THD. Although modulation techniques, such as phase-shifted pulse-width modulation (PS-PWM), are known to provide “natural balancing” in the literature, this process is slow and may be insufficient during dynamic torque changes [32], [33]. In methods requiring a fast dynamic response, such as DTC, “active balancing” is mandatory. In classic DTC schemes, this is achieved by expanding the look-up tables to select the appropriate backup switching state based on the sign of the capacitor voltage error [34]. However, in recent

studies, model predictive control (MPC)-based DTC approaches have emerged as alternatives to these complex logical selections. For example, in [35], optimized capacitor voltages, torque, and current within a single cost function were developed in a predictive torque control (PTC) scheme for a four-level FC inverter. This approach succeeded in reducing torque fluctuations by 17.9 % compared to classical methods while maintaining capacitor voltages at their nominal values.

The effect of capacitor voltage balancing dynamics on the DTC is bidirectional. A well-balanced FC system provides a high bandwidth and low dv/dt stress in torque and flux controls; however, in the event of an imbalance, the output voltage levels are disrupted, resulting in low-frequency harmonics in motor currents and increased torque ripple [27], [36]. In particular, maintaining the capacitor charge balance is difficult at low speeds and during motor startup, which can lead to disturbances in the stator flux trajectory. To overcome this problem, a strategy was proposed to reduce computational load using a sequential predictive current control method while maintaining capacitor balance and reducing CMV in [37]. Therefore, the success of an FC-based DTC drive is directly dependent on the speed and accuracy with which the capacitor balancing algorithm operates compared to the mechanical time constants of the motor.

C. Cascade H-Bridge

CHB converters have a modular structure created by connecting identical H-bridge cells in series, utilizing low-voltage power semiconductors, thereby enabling safe access to medium- and high-voltage levels [5], [6]. The most distinctive feature of this topology is that each H-bridge cell requires independent and electrically isolated DC power sources. In industrial induction motor drives, this requirement is typically met using phase-shifting multi winding transformers, which minimize harmonics on the grid side (e.g., with 36-pulse or 54-pulse rectifiers) while creating an isolated DC bus for each cell [38]. In EV applications, the fact that the battery pack naturally consists of multiple cells transforms the isolated source requirement of the CHB topology from a disadvantage into an advantage that can be integrated with the battery management system (BMS) and provides fault tolerance [39], [40]. The CHB inverter topology is illustrated in Fig. 5.

The integration of the CHB topology with the DTC method offers superior precision in torque and flux control, particularly due to the significant increase in the number of voltage vectors generated. For example, a 7-level CHB converter can provide hundreds of active vector combinations compared to the eight voltage vectors offered by a classic two-level converter, allowing the DTC algorithm to take much smaller and more precise voltage steps within the hysteresis bands [41]. However, this increases the complexity of the look-up tables that enable the selection of the optimal vector. To overcome this challenge, in [42], an ANN-based DTC scheme was developed for CHB-fed systems instead of a classical look-up table, and it was demonstrated that this method minimizes torque ripple by learning the complex switching logic. Furthermore, the modularity of the CHB structure allows for fault-tolerant operation by bypassing a cell when a fault occurs in that cell, thereby enabling the

driver to continue operating. This feature, combined with the fast dynamic response of DTC, provides high reliability for critical industrial processes [43].




Fig. 5. Three-phase, three-level cascaded H-bridge (CHB) inverter topology.

Another critical factor affecting the performance of CHB inverters in DTC applications is the ripple in isolated DC bus voltages. The authors in [44] analyzed the direct effect of the DC bus capacitor value on the rectifier output and the resulting voltage ripple on motor torque ripple and speed stability in induction motors driven by a 5-level CHB. The study revealed that while the DTC algorithm is robust against changes in DC bus voltage, excessive ripple distorts the stator flux trajectory and reduces performance at low speeds. Additionally, the CHB topology offers flexibility in reducing CMV owing to the presence of isolated sources; motor bearing currents and EMI issues can be suppressed at the source with appropriate switching strategies [45]. Consequently, CHB-based DTC drives strike a balance between hardware cost (transformer or multiple-source requirements) and performance (low THD, high efficiency, and modularity), making them a dominant technology, particularly in high-power IM applications.

IV. NEXT-GENERATION AND REDUCED SWITCH COUNT TOPOLOGIES

In the industrial automation and EV sectors, component optimization in inverter topologies has become a critical design parameter for achieving power density and efficiency targets. In traditional MLI structures (particularly CHB and NPC), increasing the number of voltage levels at the output voltage results in a quadratic or linear increase in the number of switches; this requires complex PWM techniques, expanded cooling volumes, and increased costs [46], [47]. Developed to overcome this bottleneck, RSC topologies aim to produce higher-quality (higher-level) output voltages with fewer active switches by utilizing hybrid modules and smart switching matrices. These new generation structures not only reduce hardware costs but also increase system reliability and provide a more compact hardware infrastructure for advanced control methods, such as DTC [48].

A. Reduced-Switch Count MLI Structures

The fundamental philosophy of a reduced-switch topology is to minimize the number of switches in the current path by using series-parallel conversions or “cross-switched” techniques in voltage-level conversion. This approach reduces transmission losses while improving the harmonic spectrum. For example, in [49], a 17-level output voltage with

a minimum number of switches was achieved in a newly developed high-efficiency MLI topology using an asymmetric source configuration and an optimized switching matrix. The authors demonstrated through simulation and experimental studies that this structure improved power quality and reduced switching losses compared to classical topologies. Similarly, in [50], a five-level inverter design was developed, demonstrating how a reduced number of switches increased power conversion efficiency; the authors particularly emphasized the cost-effectiveness of these structures in medium-voltage applications. Furthermore, in [51], a new nine-level inverter composed of cascade modules was proposed for water pumping systems, and it was demonstrated that this structure reduced the number of devices compared to traditional topologies while decreasing the voltage stress on the motor owing to its high-level output.

In the case of IM drives, RSC topologies play a strategic role in improving DTC performance. The authors in [52] proposed a new MLI topology with a reduced number of switches for IMs and integrated this structure with the DTC technique. The authors reported that the proposed topology significantly reduced torque ripple and decreased motor THD, despite using fewer components than the classic NPC structure. For low-power ranges, the author in [9] designed a low-cost DTC driver using a four-switch inverter instead of a classic six-switch structure; it was demonstrated that this structure provides sufficient dynamic performance in cost-sensitive applications (e.g., household appliances or small pumps). Additionally, the authors in [53] increased the efficiency of an IM and minimized the THD of the system in solar-powered water pumping systems by using a 17-level reduced-switch symmetric MLI topology.

B. Asymmetric Inverters

One of the most effective ways to maximize the number of levels is to use different magnitudes of DC source voltages at the inverter input (asymmetrical). In a symmetric structure, N sources yield $2N + 1$ levels; when the source voltages are selected in a binary (binary - V_{dc} , $2V_{dc}$, $4V_{dc}$) or ternary (ternary - V_{dc} , $3V_{dc}$, $9V_{dc}$) series, the number of levels increases exponentially [54]. The authors in [55] proposed a new method to calculate DC sources in extended multilevel converters and mathematically modelled that asymmetric structures produce voltage waveforms with a much higher resolution than symmetric structures with the same number of switches. This high resolution enables the narrowing of the hysteresis bands used in the DTC and increases the torque control accuracy. The three-phase asymmetrical inverter topology is illustrated in Fig. 6.




Fig. 6. Circuit diagram and phase modules of an asymmetric cascade H-bridge (ACHB) inverter.

On the application side, the authors in [54] designed an

asymmetric MLI with reduced components and low voltage stress, achieving a 21-level output and validating the use of this structure in solar energy systems. For motor drives, the authors in [56] in an IM driver powered by a five-level asymmetric inverter used a fractional-order PID controller and the Meerkat optimization algorithm to successfully reduce both total harmonic distortion and common-mode voltage simultaneously. Asymmetric structures offer a natural advantage in the management of electric vehicle battery packs, in which battery cells can have different states of charge, and in motor driving [8].

C. Switched-Capacitor Structures

The requirement for traditional MLIs to have multiple isolated DC sources is a major limitation, especially in applications where only a single DC source is available (e.g., an EV battery or a single PV array). Switched-capacitor (SC) topologies are innovative structures that can boost the DC bus voltage by switching capacitors in series/parallel and exhibit a “self-balancing” feature for capacitor voltages. These topologies can provide the high voltage required by the motor from a single low-voltage source without the need for an additional DC-DC boost converter.

The authors in [57] proposed a new three-phase, switched-capacitor-based, common-ground MLI topology for electric vehicle applications. This structure minimizes leakage currents while maintaining a capacitor charge balance without using any sensors. Similarly, the authors in [58] developed a self-balancing SC inverter with 17 levels and quadruple boost capability, thereby minimizing the number of components while maximizing the voltage gain. The authors in [59] proposed a nine-level active NPC (ANPC) boost-type inverter with reduced component stress, emphasizing that this structure increases reliability in industrial drives. For open-ended winding motor drives, the authors in [60] combined SC-based structures with model predictive torque control (MPTC) using synthetic voltage vectors, minimizing flux and torque ripple. The authors in [61] analyzed the capacitor balancing capabilities of nine- and 13-level advanced SC inverters and demonstrated that voltage stability is maintained during dynamic load changes (e.g., motor acceleration).

V. MATRIX CONVERTER TOPOLOGIES

For aviation and modern EV applications, where power density is critical, topologies that eliminate energy storage elements, also known as “all-silicon solutions”, combined with DTC’s fast dynamic structure maximize the system’s power density. Additionally, structures that increase the voltage level by changing the motor winding configuration are emerging as a powerful alternative in the literature.

A. Matrix Converters (MC)

Matrix converters are a series of bidirectional switch structures that directly convert the input AC voltage into the desired amplitude and frequency of the output AC voltage, allow bidirectional power flow, and do not contain a DC bus capacitor. The elimination of bulky passive components (large capacitors and choke coils) enables matrix converter

(MC)-based drives to achieve approximately 30 % volume savings compared to conventional methods and increase system reliability. Furthermore, sinusoidal input/output currents, unity input power factor, and natural regenerative braking capability make this topology attractive for IM drives. The main challenge in integrating MC with DTC is that classical DTC requires a fixed DC voltage source [62]–[65].

To overcome this challenge, the indirect matrix converter (IMC) structure has been introduced in the literature. The IMC separates the topology into virtual rectifier and virtual inverter stages, thus creating a “virtual DC bus” for the DTC.

The authors in [66] describe this approach, first theorized in [67] and topologically developed in [68], in which the matrix converter control algorithm is virtually divided into two stages:

1. A virtual rectifier r^* stage that maintains sinusoidal grid currents;
2. A virtual inverter r^* stage that supplies the motor [69].

Although there is no physical DC capacitor, the control algorithm defines a virtual VPV voltage by forming a positive envelope from instantaneous input line voltages [70]. Thus, a classic VSI-based DTC can be operated through this virtual voltage as if it were a fixed DC bus. A DTC based on an SVM and fuzzy logic was developed for IMC-fed IM drives, demonstrating that this structure can dampen torque fluctuations without a DC bus capacitor. The three-phase direct matrix converter topology is shown in Fig. 7.




Fig. 7. Direct matrix converter (DMC) configuration based on a bidirectional switch matrix.

Furthermore, the authors in [71] proposed a model-predictive DTC for three-phase-to-five-phase direct matrix converters and demonstrated that it reduced the common-mode voltage while maintaining the input power factor at unity.

To overcome another limitation of matrix converters, namely, exceeding the maximum voltage transfer ratio (0.866), the author in [72] proposed a DTC modification using rotating vectors and theoretically demonstrated that this could extend the linear modulation region. The three-phase indirect matrix converter topology is shown in Fig. 8.




Fig. 8. Circuit configuration of an indirect matrix converter (IMC) with a cascaded structure.

A. Dual Inverter Open-Ended Winding (OEW) Structures

In high-power induction motor drives, another approach that provides hardware flexibility is to open the star point of the motor (open-end winding) and supply both winding ends with two separate standard inverters, rather than using a single multilevel inverter [73], [74]. This topology increases the effective voltage applied to the motor windings (voltage boosting), thereby enabling the motor to reach its nominal speed and torque values with a lower DC bus voltage. In this structure, a three-level voltage characteristic can be obtained on the motor windings using two standard two-level inverters, which enables the motor to reach its nominal speed with lower DC bus voltages by providing “effective voltage boosting” [75].

Integration of the OEW structure with the DTC increases the number of voltage vectors that can be generated in the space vector plane in proportion to the number of levels of the inverters used. For example, when two two-level inverters are used, the characteristics of a three-level inverter are obtained at the winding terminals, and the harmonic content decreases significantly [33]. In [42], an improved duty cycle DTC algorithm supported by artificial neural networks (ANN) was proposed for open-wound induction motors. This study demonstrated that the complex switching combinations introduced by the dual-inverter structure were optimized using ANN, thereby minimizing the torque error. Similarly, the authors in [76] presented a dual-inverter control strategy for electric vehicle applications and reported that this structure increased motor performance by utilizing the battery voltage more efficiently.

One of the most critical issues in dual-inverter systems is the use of isolated DC sources or zero-sequence currents that arise when a single source is used. The authors in [75] proposed a seven-level hybrid dual-inverter scheme that reduced the number of switches while increasing the linear modulation range and mitigated this problem through asymmetric source usage. Additionally, the authors in [77]

presented a multilevel solution that minimized the number of components in six-phase or dual-motor systems by using a dual-output nine-switch converter topology.

VI. COMPARATIVE ANALYSIS OF TOPOLOGIES

Selecting the most suitable inverter topology for industrial IM drives is typically a multidimensional optimization problem that involves power quality, system cost, efficiency, and control complexity. Although traditional 2L-VSI remains the most cost-effective option due to its low component count and the simplest DTC, it remains the most cost-effective option. However, it is inadequate for medium- and high-power applications due to high dv/dt stress and limited harmonic performance. In contrast, three-level NPC and FC topologies significantly reduce motor current harmonics and increase efficiency, despite an increased number of switches and passive component requirements; however, this necessitates increasing the number of sectors in the DTC to 12 or more and complicates the look-up tables. A detailed comparison of the topologies is presented in Table I.

The power electronics industry is undergoing a new phase of transformation driven by revolutionary innovations in materials science and the digitalization brought about by Industry 4.0. In this context, the remainder of this section outlines three key trends that will shape the future of IM drives.

Current literature suggests that the disruptive impact of wide-bandgap (WBG) semiconductors is reshaping topology selection, enabling fault-tolerant architectures essential for autonomous systems, and facilitating the development of integrated motor drivers that maximize power density.

The switching speed and thermal limits of traditional silicon (Si) IGBTs are the primary bottlenecks that limit the sampling frequency and control bandwidth in DTC applications. The commercial maturity of silicon carbide (SiC) and gallium nitride (GaN)-based devices necessitates a paradigm shift in inverter topologies. SiC MOSFETs and GaN HEMTs allow for switching frequencies 10 times higher (100 kHz+) and higher operating temperatures than their Si counterparts, thereby reducing the size of passive filter elements and increasing the power density of the system.

However, the ultra-fast voltage changes rates (dv/dt) provided by WBG devices threaten motor winding insulation and increase bearing currents. This creates an interesting dilemma in topology selection: while it is possible to achieve high efficiency with a classic two-level inverter using SiC, three-level topologies are becoming more attractive for managing dv/dt stress.

TABLE I. COMPARISON OF INVERTER TOPOLOGIES USED IN DIRECT TORQUE CONTROL.

Topology	Level Classification	Total Number of Active Keys	THD Performance	Torque Ripple Reduction	Efficiency Metrics	Application Complexity	References
Neutral Point Clamped (NPC)	Multilevel (3, 4, 5, 6, 7, 11-level)	A three-level structure requires four active switches per phase (12 in total); a five-level structure requires a total of 24 switches.	Low harmonic distortion; levels typically range from 1.35 % to 14.25 % depending on the control strategy.	The use of SVM in conjunction with a three-level NPC inverter resulted in a clear improvement of 62.4 % to 66.8 % in torque ripple compared to traditional systems.	Very high efficiency values ranging from 98.2 % to 99.4 % have been achieved using SiC MOSFETs and active NPC (ANPC) structures.	High; requires clamping diodes and complex capacitor voltage-balancing algorithms to prevent the neutral point potential shift.	[2], [15], [16], [17], [69], [78], [79], [80], [81], [82], [83]

Topology	Level Classification	Total Number of Active Keys	THD Performance	Torque Ripple Reduction	Efficiency Metrics	Application Complexity	References
Cascaded H-Bridge (CHB)	Multilevel (Scalable from 5 to 121-level)	It depends on the number of levels; a five-level, three-phase system requires 24 switches, while an 11-level system requires 20 switches per phase.	Very low (between 0.73 % and 4.61 %); as the number of levels increases (e.g., 23 levels), THD drops to levels between 2.0 % and 3.5 %.	As the number of levels increases in the CHB architecture and with filter capacitor optimization 65 % - 75 % reduction.	High; efficiency values ranging from 92 % to 98.3 % have been reported with low switching losses.	High component count and multiple independent isolated DC sources or transformers are required for a high, modular, and scalable structure.	[41], [44], [46], [50], [53], [78], [81], [84], [85], [86]
Flying Capacitor (FC)	Multilevel (3, 4, 5, 7, 9, 10-level)	A three-level, three-phase system requires 12 switches and three capacitors; a five-level configuration requires a total of 24 switches.	Between 1.35 % and 15.0 %; the lowest distortion level of 1.6 % was achieved in a nine-level interleaved structure.	The use of an MPC system has resulted in a clear 7.7 %–10.85 % improvement in torque ripple compared to traditional predictive methods.	Efficiency values ranging from 95 % to 98.6 % have been reported, depending on the number of layers and the GaN-based structure.	High; requires a large number of bulky capacitors and a complex control for real-time voltage balancing and precharging.	[6], [78], [81], [87], [88], [89], [90], [91]
Asymmetric	Multilevel (Asymmetric ratios, 5 to 169-level).	12 keys are sufficient for a 25-level output, and 10–12 keys are sufficient for a 31-level output.	Very good (between 0.04 % and 14.25 %); THD levels of 4.8 % were achieved in a 25-stage SCMLI configuration and 0.11 % in a 169-stage cascade configuration.	The use of MFPC and DTC has resulted in an improvement of more than 60 %–70 % in torque ripple.	High efficiency ranging from 93.99 % to 99.0 %; transmission losses have been minimized through a reduced number of switches.	Moderate to very high; requires unequal DC source magnitudes (binary/trinary) and complex source management algorithms.	[46], [84], [92], [93], [94], [95], [96]
Direct Matrix Converter (DMC)	Single-stage/Multilevel equivalents	It requires nine bidirectional switches (for a total of 18 active IGBTs/MOSFETs) for a 3×3 matrix configuration.	Medium (between 1.35 % and 15.0 %); with the use of a filter, the THD values of the input current can be reduced to below 5 %.	Torque ripple has been reduced by 40 % to 60 % using Model-Free Predictive Control (MFPC) and DTC.	High (95 %–98 %); compact and efficient due to the absence of a DC bus capacitor; system volume has been reduced by 30 % to 50 %.	Very high; requires bidirectional switches (e.g., nine for a three-phase) and complex commutation strategies to avoid short circuits.	[62], [63], [64], [69], [97], [98], [99]
Indirect Matrix Converter (IMC)	Dual-stage (Virtual DC-link)	The standard configuration uses 18 active keys, the sparse model uses 15, and the ultra-sparse model uses 9–12.	1.35 % to 10.5 %; Output THD levels can be maintained below 5 % in compliance with IEEE standards using SVPWM techniques.	With FL-DTC and PCC, torque ripple has been reduced by 43 % to 67.75 % compared to conventional inverters.	High (95 %–98 %); low losses are achieved by eliminating the intermediate-circuit capacitor.	High; separates the rectifier and inverter stages, allowing standard six-pack modules, but requiring synchronized control.	[60], [62], [63], [66], [70], [99]

The authors in [100] proposed a GaN-based three-level active NPC (3L-ANPC) topology for the 800 V DC bus voltage in electric vehicle traction systems; they demonstrated that this structure reduces voltage stress on the motor and eliminates the need for filtering compared to two-level SiC solutions.

Furthermore, hybrid topologies are emerging for cost optimization. The authors in [101] proposed a hybrid structure for a three-level ANPC inverter, using GaN or SiC for high-frequency switched internal switches and inexpensive Si-IGBT for low-frequency switched external switches, reporting that this combination achieved over 99 % efficiency. Therefore, the future trend is shifting towards topological hybridization that balances cost and performance, rather than “all-SiC” solutions.

The ultimate limit to reducing the volume and weight of IM drives is reached with “integrated drives” (IMD) or “integrated modular motor drives” (IMMD), where the motor and inverter are physically combined into a single housing [102]. Eliminating the long, braided motor cables found in traditional systems solves EMI problems at the source and enables the use of common cooling systems.

The biggest obstacle to this integration is the negative impact of high temperatures and vibrations generated by the motor on power electronics. However, the development of high-temperature-resistant WBG; SiC/GaN devices and the

use of low-profile matrix or ceramic capacitor DC-link topologies have overcome these obstacles. The authors in [103] examined integrated driver designs for electric vehicles and noted that immersed motor method drive structures, in which the motor windings have a segmented structure and each segment is driven by a small, modular GaN inverter, increase torque density. When combined with the multi-phase and modular control capabilities of DTC, these structures offer both high fault tolerance and unparalleled power density. A comprehensive comparison of the evaluated inverter topologies is presented in Fig. 9, highlighting the trade-offs between performance and complexity.




Fig. 9. Comparison of inverter topologies.

VII. EMERGING INVERTER TOPOLOGIES AND ADVANCED CONTROL STRATEGIES

Traditional VSI and conventional DTC algorithms, which have been studied to date in high-performance drive systems for induction motors, may be inadequate in recent industrial applications that demand strict efficiency and power quality standards. On the hardware front, the commercial maturity of WBG semiconductors such as SiC and GaN has made reduced switch count asymmetric MLI and, in particular, current-source inverters (CSI) into attractive alternatives once again for induction motor drive systems [104], [105]. These next-generation WBG-based topologies reduce the system's size while operating at high frequencies, mitigate dangerous dv/dt stress and bearing currents at motor terminals, and minimize EMI by providing sinusoidal output [106].

However, fully harnessing the immense potential of these advanced hardware architectures depends on overcoming the drawbacks associated with conventional DTC, such as high torque ripple and variable switching frequencies. In this context, the field of control engineering is increasingly adopting artificial intelligence and prediction-based intelligent control strategies such as sliding mode control (SMC), FL, ANN, and finite control set model predictive control (FCS-MPC) [107]–[109]. Advanced control algorithms process the increased voltage vector diversity provided by next-generation inverters with the highest resolution, thus tolerating uncertainties in motor parameters, dynamically eliminating torque and flux fluctuations, and, when combined with sensorless techniques such as model reference adaptive systems, maximizing the system's fault tolerance and reliability.

A. Emerging Inverter Topologies

Fully unlocking the dynamic performance potential of DTC is possible only when these control algorithms are supported by modern hardware architectures. This section focuses on modern power electronics architectures and emerging inverter topologies, going beyond classic two-level (2L-VSI) structures.

Reduced-Device-Count Multilevel Inverters: MLIs directly enhance the performance of DTCs by offering lower THD compared to conventional two-level inverters in induction motor drives and by reducing motor insulation stress. However, in standard NPC or CHB configurations, as the target output voltage level increases, the number of power switches and isolated DC power supplies increases exponentially, thus increasing system costs and control complexity [106]. To reduce the high cost associated with a large number of switches in these standard structures, reduced-device-count (RDC) MLI topologies have gained prominence in the literature. These next-generation topologies can generate output voltages of 7, 9, 11, and even higher levels while using significantly fewer semiconductors, owing to asymmetric resource utilization and cross-connected module designs [93], [110]. The use of RDC-MLI structures to control induction motors via DTC naturally dampens high dv/dt ratios, which trigger motor insulation stress, by providing low THD values, thus extending the motor's electrical lifespan without increasing hardware complexity.

Impedance-Source and Quasi-Z-Source Inverters - qZSI: Another fundamental hardware limitation encountered in motor drive systems is that conventional VSI configurations can operate only as buck converters, and a short circuit (shoot-through) involving switches on the same leg can destroy the system. Impedance-source and, in particular, quasi-Z-source inverters (qZSI), developed to overcome this physical limitation, can provide the capability for single-stage voltage boost by safely allowing a "shoot-through" condition through their passive impedance network [111]. These topologies provide the optimal voltage vectors required to satisfy the instantaneous torque demands of the motor in DTC drives, while eliminating the need for an additional DC-DC boost module. Additionally, qZSI configurations exhibit high immunity to DC-link voltage fluctuations because of the continuous current draw on the input side and reduced voltage stress on the capacitors. These features make them indispensable for induction motor drivers integrated with renewable energy sources, such as solar or wind, which have variable energy profiles.

Wide Bandgap Based Inverters: Achieving the targeted power density and efficiency in advanced inverter topologies has been made possible by replacing traditional silicon (Si)-based switches with WBG semiconductors such as SiC and GaN. WBG-based inverters can operate seamlessly at ultra-high switching frequencies (100 kHz and above) due to their high critical electric field strength, superior electron mobility, and thermal conductivity [104], [112]. In DTC drives for induction motors, this ultra-high-frequency operating capability dramatically reduces the size of the system's filtering components, coils, and cooling blocks, thus optimizing the overall physical footprint of the equipment [105]. Concurrently, due to the extremely low conduction and switching losses offered by GaN and SiC devices, modern inverter systems are achieving efficiency levels of up to 99 %, thus redefining the boundaries of modern power electronics in both industrial drives and aerospace and electric vehicle applications [28].

B. Advanced Control Strategies for Modern Induction Motor Drives

To fully leverage the high-resolution and flexible voltage vectors offered by the RDC-MLI and WBG hardware architectures examined in the previous section, modern software-based intelligence that goes beyond the classical DTC algorithms is required [113]. In this context, advanced control strategies that fundamentally transform the dynamic performance and energy management of induction motor drives can be addressed as follows.

Model Predictive Control (MPC): In parallel with hardware advancements in conventional drive systems, software-based MPC, and in particular, the FCS-MPC algorithms, offer a revolutionary approach to induction motor control [108]. Unlike traditional DTC and FOC methods, FCS-MPC predicts future behavior based on the discrete-time dynamic model of the motor and inverter without using any PWM and directly generates the optimal switching signal [114]. The greatest strength of this strategy lies in its ability to simultaneously optimize multi-variable constraints, such as electromagnetic torque, stator flux, switching losses, and current limits, through a single cost function [108]. Thus,

while providing an ultra-fast dynamic response, the system minimizes current and torque ripple by effectively evaluating complex switching states and increasing the voltage vectors offered by multilevel inverters [113].

Sensorless Control and Observer Techniques: Sensorless control techniques, which eliminate the need for mechanical speed and position sensors, have become an integral part of modern drives to enhance the reliability of advanced control algorithms in industrial settings, reduce hardware costs, and minimize the risk of failure in harsh environments [107]. The issue of sensitivity to changes in stator resistance, particularly at low speeds, in conventional DTC systems is addressed using advanced estimation algorithms, such as the MRAS, sliding mode observers (SMO), and the extended Kalman filter (EKF) [109]. While MRAS algorithms estimate speed and flux by comparing references and adaptive motor models, the EKF provides optimal stochastic filtering against non-deterministic noise, and the SMO offers high robustness against parameter changes. Precise monitoring of motor parameters at low speeds and estimation of rotor position using hybrid observer structures supported by high-frequency signal injection compensate for the system's thermal stress, thereby maximizing the controller's error tolerance [104].

Artificial Intelligence and Machine Learning Integration: The final step in maximizing the dynamic performance of an induction motor and creating seamless synergy with advanced MLI hardware is the integration of artificial intelligence and deep learning. In traditional DTC systems, hysteresis comparators and fixed switching tables, which cause high-torque fluctuations, have been replaced by intelligent controllers based on FL and ANN. While FL dynamically evaluates torque and flux errors using linguistic rules to make optimal decisions, the neural network learns the motor's nonlinear dynamics to select the optimal voltage vector with high precision and instantly compensates for changes in electrical parameters [109]. Furthermore, to ensure system continuity, machine learning algorithms, such as CNNs, are used to diagnose open-circuit and short-circuit faults in multilevel inverters and detect sensor failures, thereby enabling predictive maintenance based on real-time data and ensuring the system's overall reliability [47]. To provide a comprehensive overview, the performance trade-offs and quantitative characteristics of next-generation inverter topologies are summarized in Table II. This comparison highlights the shift from traditional two-level structures to more complex, high-efficiency architectures.

TABLE II. PERFORMANCE TRADE-OFFS AND QUANTITATIVE ANALYSIS OF NEXT-GENERATION INVERTERS.

Inverter Topology	Estimated System Efficiency (%)	Active Component Volume Savings	(THD) Levels	Complexity of Capacitor Balancing	Electromagnetic Interference (EMI) and dv/dt Stress	Industrial Investment Cost	References
Classic Two-Stage VSI	90 %–98.5 % (lower with standard Si-IGBTs, higher with SiC-VFDs)	0 % (reference baseline, no design savings)	35 %–80.17 % (without filter); 4.52 %–9.52 % (with PWM/filter)	Low (no complexity, single DC-link capacitor)	Highest (sharp switching transitions, dv/dt stress exceeding 10 V/ns, and high EMI)	Lowest (cost-effective due to standard silicone components and simple construction)	[45], [104], [105], [110], [112], [115], [116], [117], [118], [119], [120]
Classic Multilevel H-Bridge (CHB-MLI)	97 %–98.30 % (using low-voltage stress switches and fundamental frequency switching)	Low (requires a large number of isolated DC power supplies, drivers, and bulky transformers)	2.80 %–4.92 % (may drop as low as 4.36% for 35-year terms)	Medium-High (separate isolated DC power supply and capacitor management for each cell/bridge)	Low (step-down type output and reduced common-mode voltage)	Moderate to Very High (varies depending on the number of components and isolated sources)	[47], [93], [105], [106], [110], [115], [121], [122], [123], [124], [125]
Wide Bandgap Current-Source Inverter (WBG-CSI)	97.8 %–99 % (50 % reduction in switching losses with SiC/GaN)	30 %–55 % reduction in volume and weight (by removing the DC-link capacitor)	3 %–7.33 % (Low, sinusoidal output current)	None (uses inductive storage; no DC bus capacitor)	Low dv/dt and EMI (quasi-sinusoidal output); however, a specialized filter design may be required for high-speed switching	High (due to the cost of WBG semiconductors and monolithic bidirectional switches)	[47], [104], [105], [112], [115], [116], [117], [121]
RDC Asymmetric MLI	94.87 %–96 % higher yield potential compared to VSI)	40 %–70 % savings on switches, 62.22 % reduction in capacitors	1.09%–8.37 % (depending on the number of levels and the filter)	Very High (due to asymmetric sources and complex switching sequences)	Very Low (minimal step and low dv/dt due to high voltage levels)	Low to Medium (fewer hardware components, but complex control software)	[93], [105], [106], [110], [115], [121], [122], [123], [126]

As illustrated in Table II, the WBG-CSI demonstrated a superior efficiency profile, reaching up to 99 %, while simultaneously achieving a 30 %–55 % reduction in active component volume by eliminating bulky DC-link capacitors. This suggests that WBG-CSIs are highly suitable for high-power-density applications, in which spatial constraints are critical.

Regarding power quality, the RDC Asymmetric MLI topology exhibits the most promising harmonic performance, with THD levels dropping as low as 1.09 %. As shown in Table II, this topology significantly mitigates dv/dt stress and

EMI compared to the classic two-stage VSI, which suffers from high switching transitions (>10 V/ns), potentially leading to premature motor insulation failure.

There is a critical trade-off between hardware simplicity and control intelligence. Although RDC Asymmetric MLIs offer substantial hardware savings (up to a 70 % reduction in switches), they impose a very high capacitor balancing complexity, as detailed in the table. Conversely, the classic VSI remains the most cost-effective solution for standard industrial investments, despite its lower efficiency and higher filter requirements.

VIII. COMPARATIVE DISCUSSION: INDUSTRY 4.0 AND FUTURE TRENDS

When evaluated within the framework of Industry 4.0 standards, the capability for fault-tolerant operation has become one of the most critical research areas for modern induction motor drives. Although the increasing number of switches in multilevel inverters theoretically raises the likelihood of hardware failures, the integration of modern machine learning and deep learning algorithms, particularly convolutional neural networks (CNNs), into the system transforms this situation into a significant advantage [47].

Advanced AI algorithms and digital twin technologies can detect and isolate critical faults, such as open circuits or short circuits, within milliseconds by analyzing anomalies in sensor data in real time

Following this rapid detection, MLI topologies with redundant power cells and fault-tolerant control algorithms kick in, bypassing the faulty module and ensuring the motor continues to operate seamlessly without compromising its nominal speed and torque values.

Although a single switch failure in traditional drives causes the entire system to shut down, modern MLI-DTC systems equipped with intelligent diagnostics and reconfiguration algorithms eliminate the costs associated with unplanned downtime in industrial production lines.

Another critical area in which the synergy between hardware and software is reshaping industry standards is the reduction of EMI and common-mode voltage (CMV). The ultra-high switching frequencies and extremely high dv/dt rates (exceeding 10 V/s) offered by WBG semiconductors, such as SiC and GaN, cause insulation stress in the stator windings of traditional drivers [105], [117].

This situation causes discharge currents in the bearings of electric motors and leads to severe mechanical wear known as “fluting”.

The ability of multilevel inverters to naturally reduce the dv/dt stress by dividing the voltage steps, when combined with advanced software strategies, resolves these mechanical and electrical problems algorithmically.

Modified PWM techniques, such as active zero-pulse-width modulation (AZPWM) and near-zero-pulse-width modulation (NSPWM), based on “reduced common-mode voltage (RCMV)”, have been developed in the literature; these methods suppress CMV during the design phase without the need for bulky and costly passive filters.

Additionally, staggered switching strategies developed to minimize dangerous peak CM currents caused by very small duty cycles reduce motor bearing currents by up to 50 %, thereby extending motor life and facilitating compliance with electromagnetic emission standards [127].

IX. CONCLUSIONS

This comprehensive study provides a systematic review of inverter topologies and control strategies specifically designed to reduce torque ripple, improve dynamic response, and increase energy efficiency in IM drives, revealing that there is no “single best” inverter structure in the literature, but rather a trade-off matrix determined by application requirements. Although traditional two-level inverters maintain their dominance in standard applications due to their

low cost and control simplicity, they are insufficient for hardware-based solutions to the high torque ripple and variable switching frequency issues inherent in DTC. Classic multilevel topologies, such as the NPC and CHB, optimize motor performance at medium and high voltage levels by narrowing the torque and flux hysteresis bands due to the rich voltage vector space they offer. However, this performance increase comes at the cost of increased semiconductor count, more complex DC bus-balancing algorithms, and volumetric growth.

Analysis of power electronics trends for the next decade reveals that cost and reliability pressures are driving researchers toward RSC and “hybrid” topologies. Studies conducted between 2020 and 2026, in particular, have shown that asymmetric and switched-capacitor structures, which produce higher voltage levels (7, 9, 13 levels, etc.) using fewer active switches, are the strongest candidates to replace classical topologies. These new-generation topologies reduce hardware costs while providing the precise voltage vectors required by the DTC; however, this increases the complexity of the control algorithm. This complexity can be managed through the integration of artificial intelligence-based strategies, such as ANN and MPC. Furthermore, the proliferation of WBG semiconductors, such as SiC and GaN, increases the power density of DC-busless structures such as matrix converters, strengthening the applicability of DTC, especially in space-constrained applications such as electric vehicles and aviation.

Consequently, the future of IM DTC lies in integrated systems in which hardware-side reduced-component hybrid topologies and software-side AI-supported adaptive controllers work in a synchronized manner.

CONFLICTS OF INTEREST

The authors declare that they have no conflicts of interest.

REFERENCES

- [1] M. G. Hussien, “Advanced encoderless control system-based split-source inverter for induction motor drives”, *IEEE Transactions on Industry Applications*, vol. 61, no. 2, pp. 3089–3103, 2025. DOI: 10.1109/TIA.2025.3529818.
- [2] Akshat, M. V. Naik, and R. Kumar, “Performance analysis of an induction motor drive powered by a cascaded H-bridge multilevel inverter”, *Discover Electronics*, vol. 2, no. 1, art. no. 40, 2025. DOI: 10.1007/s44291-025-00081-y.
- [3] I. Takahashi and T. Noguchi, “A new quick-response and high-efficiency control strategy of an induction motor”, *IEEE Transactions on Industry Applications*, vol. IA-22, no. 5, pp. 820–827, 1986. DOI: 10.1109/TIA.1986.4504799.
- [4] S. A. A. Tarusan, A. Jidin, and M. L. M. Jamil, “The optimization of torque ripple reduction by using DTC-multilevel inverter”, *ISA Transactions*, vol. 121, pp. 365–379, 2022. DOI: 10.1016/j.isatra.2021.04.005.
- [5] S. P. Biswas, Md. S. Anower, S. Haq, Md. R. Islam, Md. A. Rahman, and K. M. Muttaqi, “A new level shifted carrier based PWM technique for a cascaded multilevel inverter based induction motor drive”, *IEEE Transactions on Industry Applications*, vol. 59, no. 5, pp. 5659–5671, 2023. DOI: 10.1109/TIA.2023.3279359.
- [6] A. Hren, M. Truntič, and F. Mihalič, “A survey on the state-of-the-art and future trends of multilevel inverters in BEVs”, *Electronics*, vol. 12, no. 13, p. 2993, 2023. DOI: 10.3390/electronics12132993.
- [7] J. Rodriguez, J.-S. Lai, and F. Z. Peng, “Multilevel inverters: A survey of topologies, controls, and applications”, *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724–738, 2002. DOI: 10.1109/TIE.2002.801052.
- [8] A. Poorfakhraei, M. Narimani, and A. Emadi, “A review of multilevel inverter topologies in electric vehicles: Current status and future

- trends”, *IEEE Open Journal of Power Electronics*, vol. 2, pp. 155–170, 2021. DOI: 10.1109/OJPEL.2021.3063550.
- [9] M. Azab, “Low-cost DTC drive using four-switch inverter for low power ranges”, *Vehicles*, vol. 6, no. 2, pp. 895–919, 2024. DOI: 10.3390/vehicles6020043.
- [10] K. A. Lodi, A. R. Beig, and K. A. Al Jaafari, “ANN based high performance induction motor drive for EV”, in *Proc. of 2024 IEEE Transportation Electrification Conference and Expo (ITEC)*, 2024, pp. 1–5. DOI: 10.1109/ITEC60657.2024.10599016.
- [11] D. Cherifi, Y. Miloud, and O. Ouled Ali, “Comparative study between a three and a five-level inverter for DTC control of the doubly fed induction motor”, *Measurement and Control*, vol. 59, no. 3, 2025. DOI: 10.1177/00202940251325753.
- [12] F. Korkmaz, I. Topaloglu, and R. Gurbuz, “Simulink model of vector controlled linear induction motor with end effect for electromagnetic launcher system”, *Elektronika ir Elektrotechnika*, vol. 20, no. 1, pp. 29–32, 2014. DOI: 10.5755/j01.eee.20.1.6161.
- [13] F. Korkmaz, “Performance improvement of induction motor drives with model-based predictive torque control”, *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 28, no. 1, pp. 525–539, 2020. DOI: 10.3906/elk-1804-124.
- [14] T. E. Sola, H. J. Chiu, Y.-C. Liu, and A. N. Rahman, “Improved direct torque control of induction motor for torque ripple minimization”, *IEEE Access*, vol. 10, pp. 131980–131995, 2022. DOI: 10.1109/ACCESS.2022.3230139.
- [15] V. B. Yurievich and N. T. Hien, “Stochastic pulse-width modulation and modification of direct torque control based on a three-level neutral-point clamped inverter”, *Energies*, vol. 17, no. 23, p. 6017, 2024. DOI: 10.3390/en17236017.
- [16] Y. Tatte and M. A. Aware, “Twelve sectors direct torque control for three-level inverter fed induction motor drive”, *Electrical Engineering*, vol. 107, no. 5, pp. 6107–6121, 2025. DOI: 10.1007/s00202-024-02814-w.
- [17] D. Mohan, X. Zhang, and G. H. Beng Foo, “Generalized DTC strategy for multilevel inverter fed IPMSMs with constant inverter switching frequency and reduced torque ripples”, *IEEE Transactions on Energy Conversion*, vol. 32, no. 3, pp. 1031–1041, 2017. DOI: 10.1109/TEC.2017.2681653.
- [18] S. Hakami, I. Mohd Alsofyani, and K.-B. Lee, “Low-speed performance improvement of direct torque control for induction motor drives fed by three-level NPC inverter”, *Electronics*, vol. 9, no. 1, p. 77, 2020. DOI: 10.3390/electronics9010077.
- [19] T. M. Krishna *et al.*, “Direct torque control of pv-wind-battery-grid connected 5L-NPC inverter for medium voltage based induction motor drive”, in *Proc. of 2025 International Conference on Computing Technologies & Data Communication (ICCTDC)*, 2025, pp. 1–6. DOI: 10.1109/ICCTDC64446.2025.11157941.
- [20] R. M. Younis, H. Al Badrani, and M. Pozo, “Comparative study of two and three level inverter to control three-phase induction machine based on DTC”, in *Proc. of 2024 11th International Conference on Electrical Engineering, Computer Science and Informatics (EECSI)*, 2024, pp. 642–648. DOI: 10.1109/EECSI63442.2024.10776451.
- [21] C. A. Reusser, M. Parra, G. Mino-Aguilar, and V. R. Gonzalez-Diaz, “Comparison of induction machine drive control schemes on the distribution of power losses in a three-level NPC converter”, *Machines*, vol. 13, no. 3, p. 227, 2025. DOI: 10.3390/machines13030227.
- [22] S. A. Saleh, “Wavelet modulation with an optimized resolution-level to minimize common-mode voltages in variable frequency induction motor drives”, *IEEE Transactions on Industrial Electronics*, vol. 72, no. 4, pp. 3425–3437, 2025. DOI: 10.1109/TIE.2024.3454439.
- [23] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-clamped PWM inverter”, *IEEE Transactions on Industry Applications*, vol. IA-17, no. 5, pp. 518–523, 1981. DOI: 10.1109/TIA.1981.4503992.
- [24] Z. Boussada, B. Omri, and M. B. Hamed, “Stator flux orientation control of induction motor fed by three-level NPC inverter”, *WSEAS Transactions on Systems and Control*, vol. 20, pp. 239–246, 2025. DOI: 10.37394/23203.2025.20.26.
- [25] Y. J. Jelodar, O. Salari, M. Z. Youssef, J. Ebrahimi, and A. Bakhshai, “A novel control scheme for traction inverters in electric vehicles with an optimal efficiency across the entire speed range”, *IEEE Access*, vol. 12, pp. 25906–25916, 2024. DOI: 10.1109/ACCESS.2024.3366934.
- [26] E. Nandhini and A. Sivaprakasam, “Sinusoidal PWM vs SVPWM for NPC multilevel inverter with proportional control based neutral point voltage controller for induction motor drive”, *Journal of Engineering Research and Reports*, vol. 25, no. 2, pp. 39–47, 2023. DOI: 10.9734/jerr/2023/v25i2878.
- [27] D. Zakzewski, R. Resalayyan, and A. Khaligh, “Hybrid neutral point clamped converter: Review and comparison to traditional topologies”, *IEEE Transactions on Transportation Electrification*, vol. 10, no. 3, pp. 6087–6099, 2024. DOI: 10.1109/TTE.2023.3348241.
- [28] A. Di Cataldo, G. Aiello, D. Patti, G. Scelba, M. Cacciato, and F. Gennaro, “Design and experimental characterization of a modular GaN-based three-phase and three-level ANPC inverter for electric traction”, *Electrical Engineering*, vol. 108, no. 2, art. no. 95, 2026. DOI: 10.1007/s00202-025-03442-8.
- [29] K. Wang, Z. Zheng, and Y. Li, “Topology and control of a four-level ANPC inverter”, *IEEE Transactions on Power Electronics*, vol. 35, no. 3, pp. 2342–2352, 2020. DOI: 10.1109/TPEL.2019.2927500.
- [30] C. Garcia *et al.*, “Model predictive control in multilevel inverters Part I: Basic strategy and performance improvement”, *IEEE Open Journal of Industry Applications*, vol. 5, pp. 428–441, 2024. DOI: 10.1109/OJIA.2024.3460669.
- [31] A. Tirupathi, K. Annamalai, and S. Veeramraju Tirumala, “A new hybrid flying capacitor-based single-phase nine-level inverter”, *International Transactions on Electrical Energy Systems*, vol. 29, no. 12, 2019. DOI: 10.1002/2050-7038.12139.
- [32] J. W. Zapata, G. Postiglione, D. Falchi, G. Borghetti, T. A. Meynard, and G. Gateau, “Multilevel converter for 4.16- and 6.6-kV variable speed drives”, *IEEE Transactions on Power Electronics*, vol. 36, no. 3, pp. 3172–3180, 2021. DOI: 10.1109/TPEL.2020.3014899.
- [33] I. Sarkar and B. G. Fernandes, “A hybrid symmetric cascaded H-bridge multilevel converter topology”, *Journal of Emerging and Selected Topics in Power Electronics*, vol. 11, no. 4, pp. 4032–4044, 2023. DOI: 10.1109/JESTPE.2021.3104222.
- [34] A. Kshirsagar *et al.*, “17-level inverter with low component count for open-end induction motor drives”, *IET Power Electronics*, vol. 11, no. 5, pp. 922–929, 2018. DOI: 10.1049/iet-pel.2017.0492.
- [35] H. Le, A. Dekka, and D. Ronanki, “High-performance cascaded model predictive control for multilevel inverters”, in *Proc. of 2024 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2024, pp. 3749–3754. DOI: 10.1109/ECCE55643.2024.10861009.
- [36] D. D. Le, S. Chaturvedi, S. A. Khan, M. Ghavaminejad, M. Wang, and W. Su, “A capacitor voltage-balancing method for modular multilevel converter with three-level SMs in variable-speed drives”, in *Proc. of IECON 2024 - 50th Annual Conference of the IEEE Industrial Electronics Society*, 2024, pp. 1–5. DOI: 10.1109/IECON55916.2024.10905566.
- [37] H. Le and A. Dekka, “Optimal voltage level-based sequential predictive current control with reduced complexity for multilevel inverters”, *IEEE Transactions on Power Electronics*, vol. 40, no. 1, pp. 1272–1288, 2025. DOI: 10.1109/TPEL.2024.3481452.
- [38] R. Kumar, B. Singh, and P. Kant, “Design and analysis of a 54-pulse converter and 7-level hybrid inverter for medium voltage induction motor drive”, *IEEE Transactions on Industry Applications*, vol. 60, no. 1, pp. 560–572, 2024. DOI: 10.1109/TIA.2023.3313594.
- [39] G. Pongnot, A. Desreveaux, C. Mayet, D. Labrousse, and F. Roy, “Comparative analysis of a low-voltage CHB inverter without PWM and two-level IGBT/SiC inverters for electric vehicles on driving cycles”, *IEEE Open Journal of Vehicular Technology*, vol. 6, pp. 542–553, 2025. DOI: 10.1109/OJVT.2025.3531652.
- [40] M. Yusuf, F. A. Samman, and M. Anshar, “Five-level three-phase H-bridge inverter with transformerless isolated DC sources for an induction motor drive”, in *Proc. of 2024 11th International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE)*, 2024, pp. 138–143. DOI: 10.1109/ICITACEE62763.2024.10762815.
- [41] F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, and M. El Hachemi Benbouzid, “Hybrid cascaded H-bridge multilevel-inverter induction-motor-drive direct torque control for automotive applications”, *IEEE Transactions on Industrial Electronics*, vol. 57, no. 3, pp. 892–899, 2010. DOI: 10.1109/TIE.2009.2037105.
- [42] K. A. Lodi and A. R. Beig, “ANN-based DTC for three level VSI powered induction motor”, in *Proc. of IECON 2024 - 50th Annual Conference of the IEEE Industrial Electronics Society*, 2024, pp. 1–6. DOI: 10.1109/IECON55916.2024.10905823.
- [43] X. Wang, Y. Zhao, R. Yang, W. Hu, and T. Zou, “Model predictive-based fault-tolerant and power balancing control for cascaded H-bridge inverter”, *IEEE Transactions on Power Electronics*, vol. 39, no. 5, pp. 5257–5270, 2024. DOI: 10.1109/TPEL.2023.3349311.
- [44] A. Jewsubpong, N. Pothi, C. Rakpenthai, and J. Pahasa, “Impact of DC-link voltage ripple on induction motor drives utilizing cascaded H-bridge multilevel inverter”, *ECTI Transactions on Electrical Engineering, Electronics, and Communications*, vol. 23, no. 3, 2025.
- [45] S. A. Saleh, “Experimental testing of the wavelet modulation technique for 3p, 5-level, PECs”, in *Proc. of 2022 IEEE/IAS 58th Industrial and Commercial Power Systems Technical Conference (I&CPS)*, 2022, pp. 1–8. DOI: 10.1109/ICPS54075.2022.9773830.
- [46] A. Choudhary, R. Kumar, S. S. Letha, F. I. Bakhsh, A. Singh, and M. J. Khan, “Review of recent trends of advancements in multilevel

- inverter topologies with reduced power switches and control techniques”, *IET Power Electronics*, vol. 19, no. 1, p. e12564, 2024. DOI: 10.1049/pe12.12564.
- [47] N. Subramanian and A. A. Stonier, “An extensive investigation on intelligent-based control techniques for the performance improvement in multilevel inverters”, *IEEE Access*, vol. 13, pp. 103329–103357, 2025. DOI: 10.1109/ACCESS.2025.3576380.
- [48] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, “Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: Topologies, comprehensive analysis and comparative evaluation”, *IEEE Access*, vol. 7, pp. 54888–54909, 2019. DOI: 10.1109/ACCESS.2019.2913447.
- [49] R. Jayaraman, S. Thamizharasan, J. Baskaran, V. Meena, J. Bahadur, and V. K. Jadoun, “High-efficiency multilevel inverter topology with minimal switching devices for enhanced power quality and reduced losses”, *IET Power Electronics*, vol. 18, no. 1, p. e12851, 2025. DOI: 10.1049/pe12.12851.
- [50] P. Ezhilvannan, D. Ramasamy, S. K. Subramanian, and S. Krishnan, “Enhancing power conversion efficiency in five-level multilevel inverters using reduced switch topology”, *The Bulletin of Electrical Engineering and Informatics (BEEI)*, vol. 13, no. 3, pp. 1495–1503, 2024. DOI: 10.11591/eei.v13i3.6884.
- [51] A. H. K. Raju, V. R. Barry, M. Suresh, and G. H. K. Varma, “A novel 9-level multilevel inverter for water pumping system”, in *Proc. of 2024 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, 2024, pp. 1–4. DOI: 10.1109/PEDES61459.2024.10961143.
- [52] A. S. Fathima, M. Roykumar, and E. Cherian, “Depletion of torque ripple in induction motor using direct torque control technique incorporating novel multilevel inverter topology”, in *Proc. of 2023 3rd Asian Conference on Innovation in Technology (ASIANCON)*, 2023, pp. 1–6. DOI: 10.1109/ASIANCON58793.2023.10270085.
- [53] U. Gajula, K. Manivannan, and N. M. Reddy, “Solar PV based seventeen level reduced switch symmetrical multilevel inverter topology fed induction motor”, *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 15, no. 2, p. 1009, 2024. DOI: 10.11591/ijped.v15.i2.pp1009-1016.
- [54] A. R. Khasim and C. Dhananjayulu, “Design and implementation of asymmetrical multilevel inverter with reduced components and low voltage stress”, *IEEE Access*, vol. 10, pp. 3495–3511, 2022. DOI: 10.1109/ACCESS.2022.3140354.
- [55] A. K. Shahrestanaki, R. Ildarabadi, M. Zadehbagheri, and T. Sutikno, “Proposing a new method for calculating DC sources in an extended multilevel converter”, *TELKOMNIKA (Telecommunication Computing Electronics and Control)*, vol. 22, no. 1, pp. 190–201, 2023. DOI: 10.12928/telkomnika.v22i1.25707.
- [56] N. Mamatha and H. R. Ramesh, “Reduced THD and CMV in a 5-level inverter fed induction motor using FOTID controller with Meerkat optimisation algorithm”, in *Proc. of 2025 International Conference on Advances in Renewable Energy & Electric Vehicles (AREEV)*, 2025, pp. 1–6. DOI: 10.1109/AREEV64307.2025.10925186.
- [57] S. K. Dalai, K. P. Panda, and G. Panda, “Three-phase switched-capacitor common-grounded multilevel inverter for EV application”, in *Proc. of 2024 IEEE Industrial Electronics and Applications Conference (IEACon)*, 2024, pp. 53–58. DOI: 10.1109/IEACon61321.2024.10797343.
- [58] S. S. M. Ahmed, R. Jayashree, R. Murugan, and S. L. S. Vimalraj, “A modified DC-DC converter with high gain designed for classical multilevel inverter applications”, *International Journal of Vehicle Structures and Systems*, vol. 16, no. 4, pp. 535–544, 2024. DOI: 10.4273/ijvss.16.4.09.
- [59] M. J. Sathik, “A nine level ANPC boost type inverter topology with reduced component stress”, *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 71, no. 1, pp. 380–384, 2024. DOI: 10.1109/TCSII.2023.3305230.
- [60] N. Rayavarapu, S. Devabhaktuni, and V. S. R. Chagam Reddy, “Minimization of flux and torque ripples of FPOEV induction motor with FCS-MPTC using synthetic voltage vectors”, *IEEE Latin America Transactions*, vol. 22, no. 11, pp. 933–944, 2024. DOI: 10.1109/TLA.2024.10735446.
- [61] S. Islam, M. D. Siddique, A. Iqbal, and S. Mekhilef, “A 9- and 13-level switched-capacitor-based multilevel inverter with enhanced self-balanced capacitor voltage capability”, *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 6, pp. 7225–7237, 2022. DOI: 10.1109/JESTPE.2022.3179439.
- [62] R. Alammar, Z. Aleem, A. Iqbal, and S. Winberg, “Matrix converters for electric power conversion: Review of topologies and basic control techniques”, *International Transactions on Electrical Energy Systems*, vol. 29, no. 10, 2019. DOI: 10.1002/2050-7038.12063.
- [63] M. Ali, A. Iqbal, and M. Khalid, “A review on recent advances in matrix converter technology: Topologies, control, applications, and future prospects”, *International Journal of Energy Research*, vol. 2023, pp. 1–28, 2023. DOI: 10.1155/2023/6619262.
- [64] A. Muhsen Manati and A. Salam Al-Khayyat, “State space modelling and disturbance evaluation for matrix converter drives”, *Thi-Qar University Journal for Engineering Sciences*, vol. 13, no. 1, pp. 11–24, 2023. DOI: 10.31663/tjujes13.1.437(2023).
- [65] D. Casadei, G. Serra, and A. Tani, “The use of matrix converters in direct torque control of induction machines”, in *Proc. of IECON '98. Proceedings of the 24th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.98CH36200)*, 1998, pp. 744–749. DOI: 10.1109/IECON.1998.724186.
- [66] A. Soyed, A. Aouiti, O. Hasnaoui, and F. Bacha, “SVM-FL-DTC control induction motor drives fed by indirect matrix converter”, in *Proc. of 2022 5th International Conference on Advanced Systems and Emergent Technologies (IC_ASET)*, 2022, pp. 301–306. DOI: 10.1109/IC_ASET53395.2022.9765881.
- [67] J. Rodríguez, “A new control technique for AC-AC converters”, *IFAC Proceedings Volumes*, vol. 16, no. 16, pp. 203–208, 1983. DOI: 10.1016/S1474-6670(17)61869-X.
- [68] J. Holtz and U. Boelkens, “Direct frequency converter with sinusoidal line currents for speed-variable AC motors”, *IEEE Transactions on Industrial Electronics*, vol. 36, no. 4, pp. 475–479, 1989. DOI: 10.1109/41.43005.
- [69] A. Mahmood and K. Gaeid, “Review and case study on control of induction motor using high-level converter”, *Anbar Journal of Engineering Sciences*, vol. 15, no. 1, pp. 41–53, 2024. DOI: 10.37649/aengs.2024.146517.1071.
- [70] S. A. Khanday, O. C. Sekhar, and T. N. Mir, “Comparative study of three phase AC/AC in-direct matrix converters: A review”, in *Proc. of 2022 International Conference for Advancement in Technology (ICONAT)*, 2022, pp. 1–6. DOI: 10.1109/ICONAT53423.2022.9726119.
- [71] U. R. Muduli, B. Chikondra, and R. K. Behera, “Novel model predictive DTC for three-to-five phase direct matrix converter fed induction motor drive”, in *Proc. of 2021 IEEE 12th Energy Conversion Congress & Exposition - Asia (ECCE-Asia)*, 2021, pp. 1505–1510. DOI: 10.1109/ECCE-Asia49820.2021.9479067.
- [72] W. Deng, “Maximum voltage transfer ratio of matrix converter under DTC with rotating vectors”, *IEEE Transactions on Power Electronics*, vol. 36, no. 6, pp. 6137–6141, 2021. DOI: 10.1109/TPEL.2020.3033414.
- [73] S. Foti *et al.*, “A novel three-phase multilevel inverter topology with reduced device count for open-end winding motor drives”, in *Proc. of 2019 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2019, pp. 3624–3630. DOI: 10.1109/ECCE.2019.8913140.
- [74] K. K. N. V. A. Manikanta, K. K. Nallamekala, T. Mahto, G. J. Sagar, P. Mishra, and N. K. Vemula, “Customized inverter configuration for multiple pole-pair stator winding induction motor drive with reduced DC bus voltage”, in *Proc. of 2025 Fourth International Conference on Power, Control and Computing Technologies (ICPC2T)*, 2025, pp. 1–6. DOI: 10.1109/ICPC2T63847.2025.10958662.
- [75] S. Pal, K. Gopakumar, U. Loganathan, H. Abu-Rub, and D. Zielinski, “A hybrid seven-level dual-inverter scheme with reduced switch count and increased linear modulation range”, *IEEE Transactions on Power Electronics*, vol. 38, no. 2, pp. 2013–2021, 2023. DOI: 10.1109/TPEL.2022.3217439.
- [76] D. Murali, H. Kumar, and R. K. Behera, “A SPWM strategy based dual-inverter control for electric vehicle with open end winding induction motor”, in *Proc. of 2025 Fourth International Conference on Power, Control and Computing Technologies (ICPC2T)*, 2025, pp. 1–6. DOI: 10.1109/ICPC2T63847.2025.10958722.
- [77] V. Fernão Pires, A. Cordeiro, D. Foito, A. J. Pires, J. F. A. Silva, and H. Chen, “Multilevel inverter based on a dual two-level nine-switch converter for a dual three-phase or six-phase motor drive system”, *IEEE Access*, vol. 13, pp. 37263–37277, 2025. DOI: 10.1109/ACCESS.2025.3543703.
- [78] S. Alatai *et al.*, “A review on state-of-the-art power converters: Bidirectional, resonant, multilevel converters and their derivatives”, *Applied Sciences*, vol. 11, no. 21, p. 10172, 2021. DOI: 10.3390/app112110172.
- [79] K. Gudipati, H. V. R. Maramreddy, S. G. Kolli, V. Anantha Lakshmi, and G. Sreenivasa Reddy, “Comparison of pulse width modulation techniques for diode-clamped and cascaded multilevel inverters”, *Engineering Technology & Applied Science Research*, vol. 13, no. 4, pp. 11078–11084, 2023. DOI: 10.48084/etasr.5939.
- [80] S. Lotfollahzadegan, S. A. Davari, M. S. Mousavi, A. Chegeni, L. Tarisciotti, and J. Rodriguez, “Hexagonal zoning deadbeat model

- predictive control of induction motor”, *IET Electric Power Applications*, vol. 18, no. 5, pp. 608–622, 2024. DOI: 10.1049/elp2.12415.
- [81] V. Aishwarya and K. Gnana Sheela, “Review of reduced-switch multilevel inverters for electric vehicle applications”, *International Journal of Circuit Theory and Applications*, vol. 49, no. 9, pp. 3053–3110, 2021. DOI: 10.1002/cta.3087.
- [82] D. Barater, C. Concari, G. Buticchi, E. Gurpinar, D. De, and A. Castellazzi, “Performance evaluation of a three-level ANPC photovoltaic grid-connected inverter with 650-V SiC devices and optimized PWM”, *IEEE Transactions on Industrial Applications*, vol. 52, no. 3, pp. 2475–2485, 2016. DOI: 10.1109/TIA.2016.2514344.
- [83] N. El Ouanjli *et al.*, “Direct torque control of doubly fed induction motor using three-level NPC inverter”, *Protection and Control of Modern Power Systems*, vol. 4, no. 3, pp. 1–9, 2019. DOI: 10.1186/s41601-019-0131-7.
- [84] S. Selvaraj, G. Kumaresan, and M. A. J. Sathik, “Modified ‘K’-type multilevel inverter topology with reduced switches, DC sources, and power loss”, *International Transactions on Electrical Energy Systems*, vol. 30, no. 5, 2020. DOI: 10.1002/2050-7038.12345.
- [85] L. K. Haw, N. A. Jeffrey, and W. K. Ing, “The new hybrid multilevel inverter with reduced number of switches”, in *Proc. of 2021 IEEE 11th International Conference on System Engineering and Technology (ICSET)*, 2021, pp. 337–341. DOI: 10.1109/ICSET53708.2021.9612532.
- [86] P. Patel and S. Sindhu, “Design and optimization of multi-level inverter-based drive systems for energy-efficient motor control”, *National Journal of Electric Drives and Control Systems*, vol. 1, no. 4, pp. 1–9, 2025.
- [87] H. Le, A. Dekka, and D. Ronanki, “An improved model predictive current control for medium-voltage motor drives”, in *Proc. of 2024 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, 2024, pp. 1–6. DOI: 10.1109/PEDES61459.2024.10961039.
- [88] M. Saloumi, A. A. A. Ismail, and M. S. Suleiman, “Modified diode clamped inverter fed AC motor drives for traction applications”, in *Proc. of 2024 International Conference on Electrical Engineering and Computer Science (ICECOS)*, 2024, pp. 438–443. DOI: 10.1109/ICECOS63900.2024.10791137.
- [89] D. D. Le and D.-C. Lee, “Current stress reduction and voltage total harmonic distortion improvement of flying-capacitor modular multilevel converters for AC machine drive applications”, *IEEE Transactions on Industrial Electronics*, vol. 69, no. 1, pp. 90–100, 2022. DOI: 10.1109/TIE.2021.3050394.
- [90] T. Modeer, N. Pallo, T. Foulkes, C. B. Barth, and R. C. N. Pilawa-Podgurski, “Design of a GaN-based interleaved nine-level flying capacitor multilevel inverter for electric aircraft applications”, *IEEE Transactions on Power Electronics*, vol. 35, no. 11, pp. 12153–12165, 2020. DOI: 10.1109/TPEL.2020.2989329.
- [91] H. Le, A. Dekka, and D. Ronanki, “Low ripple predictive torque control of MLI-fed induction motor for marine propulsion systems”, in *Proc. of 2024 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, 2024, pp. 1–6. DOI: 10.1109/PEDES61459.2024.10961538.
- [92] S. Murshid, M. Tayyab, A. Sarwar, M. Tariq, A. Al-Durra, and A. Tomar, “Self-balanced twenty-five level switched capacitor multilevel inverter with reduced switch count and voltage boosting capability”, *IEEE Transactions on Industrial Applications*, vol. 58, no. 2, pp. 2183–2194, 2022. DOI: 10.1109/TIA.2021.3136802.
- [93] B. Valluvan and K. Chandrasekaran, “New-level generation module using reduced current conducting devices for cascaded multilevel inverter topology”, *Automatika*, vol. 67, no. 1, pp. 37–48, 2026. DOI: 10.1080/00051144.2025.2601937.
- [94] E. Samadaei, M. Kaviani, and K. Bertilsson, “A 13-levels module (K-type) with two DC sources for multilevel inverters”, *IEEE Transactions on Industrial Electronics*, vol. 66, no. 7, pp. 5186–5196, 2019. DOI: 10.1109/TIE.2018.2868325.
- [95] S. N. Mudhavath, K. Gopikrishna, and A. K. G. Venkat, “DTC of a 5 level MMC fed 3- Φ induction motor with PI and FLC using CBAPOD PWM technique”, *Journal of Engineering and Technology for Industrial Applications*, vol. 10, no. 50, 2024. DOI: 10.5935/jetia.v10i50.1295.
- [96] M. A. Hussain, A. S. Hati, P. Chakrabarti, B. T. Hung, V. Bolshev, and V. Panchenko, “DSVM-based model-free predictive current control of an induction motor”, *Energies*, vol. 16, no. 15, p. 5657, 2023. DOI: 10.3390/en16155657.
- [97] J. Muñoz-Castillo *et al.*, “Design of the input and output filter for a matrix converter using evolutionary techniques”, *Applied Sciences*, vol. 10, no. 10, p. 3524, 2020. DOI: 10.3390/app10103524.
- [98] B. Charaf, L. Hocine, and M. Boubekeur, “A novel approach for controlling with a matrix converter”, *Revue Roumaine des Sciences Techniques, Série Électrotechnique et Énergétique*, vol. 68, no. 1, pp. 24–29, 2023. DOI: 10.59277/RRST-EE.2023.68.1.4.
- [99] E. Nandhini and A. Sivaprakasam, “A review of various control strategies based on space vector pulse width modulation for the voltage source inverter”, *IETE Journal of Research*, vol. 68, no. 5, pp. 3187–3201, 2022. DOI: 10.1080/03772063.2020.1754935.
- [100] S. Satpathy, P. P. Das, S. Bhattacharya, and V. Veliadis, “Design considerations of a GaN-based three-level traction inverter for electric vehicles”, in *Proc. of 2022 IEEE 9th Workshop on Wide Bandgap Power Devices & Applications (WiPDA)*, 2022, pp. 192–197. DOI: 10.1109/WiPDA56483.2022.9955248.
- [101] A. V. Deshpande *et al.*, “A highly efficient GaN and SiC hybrid Active Neutral Point Clamped (ANPC) inverter for high-speed electric traction applications”, in *Proc. of 2024 IEEE 11th Workshop on Wide Bandgap Power Devices & Applications (WiPDA)*, 2024, pp. 1–6. DOI: 10.1109/WiPDA62103.2024.10773229.
- [102] T. M. Jahns and H. Dai, “The past, present, and future of power electronics integration technology in motor drives”, *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 3, pp. 197–216, 2017. DOI: 10.24295/CPSSPEA.2017.00019.
- [103] C. S. Goli, S. Essakiappan, P. Sahu, M. Manjrekar, and N. Shah, “Review of recent trends in design of traction inverters for electric vehicle applications”, in *Proc. of 2021 IEEE 12th International Symposium on Power Electronics for Distributed Generation Systems (PEDG)*, 2021, pp. 1–6. DOI: 10.1109/PEDG51384.2021.9494164.
- [104] M. Azab, “A review of recent trends in high-efficiency induction motor drives”, *Vehicles*, vol. 7, no. 1, p. 15, 2025. DOI: 10.3390/vehicles7010015.
- [105] F. Chen, S. Lee, T. M. Jahns, and B. Sarlioglu, “Comprehensive comparative analysis: VSI-based vs. CSI-based motor drive systems with sinusoidal output voltage”, in *Proc. of 2024 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2024, pp. 1021–1027. DOI: 10.1109/APEC48139.2024.10509451.
- [106] S. Choudhury, M. Bajaj, T. Dash, S. Kamel, and F. Jurado, “Multilevel inverter: A survey on classical and advanced topologies, control schemes, applications to power system and future prospects”, *Energies*, vol. 14, no. 18, p. 5773, 2021. DOI: 10.3390/en14185773.
- [107] A. G. M. A. Aziz, A. Y. Abdelaziz, Z. M. Ali, and A. A. Z. Diab, “A comprehensive examination of vector-controlled induction motor drive techniques”, *Energies*, vol. 16, no. 6, p. 2854, 2023. DOI: 10.3390/en16062854.
- [108] M. F. Elmorshedy, W. Xu, F. F. M. El-Sousy, Md. R. Islam, and A. A. Ahmed, “Recent achievements in model predictive control techniques for industrial motor: A comprehensive state-of-the-art”, *IEEE Access*, vol. 9, pp. 58170–58191, 2021. DOI: 10.1109/ACCESS.2021.3073020.
- [109] S. Mencou, M. B. Yakhlef, and E. B. Tazi, “Advanced control of induction motors (2019–2025): A comprehensive review of strategies, algorithms and sensorless techniques”, *e-Prime - Advances in Electrical Engineering, Electronics and Energy*, vol. 14, art. 101098, 2025. DOI: 10.1016/j.prime.2025.101098.
- [110] S. Munawar, M. S. Iqbal, M. Adnan, M. Ali Akbar, and A. Bermak, “Multilevel inverters design, topologies, and applications: Research issues, current, and future directions”, *IEEE Access*, vol. 12, pp. 149320–149350, 2024. DOI: 10.1109/ACCESS.2024.3472752.
- [111] N. T. Hung, H. A. Khoa, T. Van Thuan, and D. D. Tri, “Field oriented control of 3-phase asynchronous motors by three-level quasi Z source T-type inverter”, in *Proc. of 2022 6th International Conference on Green Technology and Sustainable Development (GTSD)*, 2022, pp. 140–145. DOI: 10.1109/GTSD54989.2022.9989158.
- [112] G. L. Fidone *et al.*, “Common architectures and devices for current source inverter in motor-drive applications: A comprehensive review”, *Energies*, vol. 16, no. 15, p. 5645, 2023. DOI: 10.3390/en16155645.
- [113] A. T. Zaki, A. Y. Abdelaziz, A. E. M. S. Adel Ahmed, A. Adly, and A. Ismail, “Performance comparison of two-level VSI and five-level CHB inverter fed induction motor drives using predictive torque control under variable load & speed conditions”, in *Proc. of 2025 26th International Middle East Power Systems Conference (MEPCON)*, 2025, pp. 1–9. DOI: 10.1109/MEPCON66918.2026.11360161.
- [114] F. Wang, Z. Zhang, X. Mei, J. Rodriguez, and R. Kennel, “Advanced control strategies of induction machine: Field oriented control, direct torque control and model predictive control”, *Energies*, vol. 11, no. 1, p. 120, 2018. DOI: 10.3390/en11010120.
- [115] T. A. Taha *et al.*, “Recent advancements in multilevel inverters: Topologies, modulation techniques, and emerging applications”, *Symmetry*, vol. 17, no. 7, p. 1010, 2025. DOI: 10.3390/sym17071010.
- [116] A. Von Jouanne, E. Agamloh, and A. Yokochi, “A review of matrix

- converters in motor drive applications”, *Energies*, vol. 18, no. 1, p. 164, 2025. DOI: 10.3390/en18010164.
- [117] R. Phukan, X. Zhao, P. Asfaux, D. Dong, and R. Burgos, “Investigation of staggered PWM scheme for AC common mode current minimization in SiC-based three-phase inverters”, *IEEE Transactions on Transportation Electrification*, vol. 8, no. 4, pp. 4378–4390, 2022. DOI: 10.1109/TTE.2022.3198528.
- [118] D. Murillo-Yarce, B. Araya, C. Restrepo, M. Rivera, and P. Wheeler, “Impact of sequential model predictive control on induction motor performance: Comparison of converter topologies”, *Mathematics*, vol. 11, no. 4, p. 972, 2023. DOI: 10.3390/math11040972.
- [119] C. Xie, Y. Shen, L. Huang, X. Chen, T. Chen, and S. Dou, “Predictive control of NPC three-level inverter model based on current increment”, *Fusion Engineering and Design*, vol. 222, p. 115418, 2026. DOI: 10.1016/j.fusengdes.2025.115418.
- [120] V. Y. Sambhavi and R. Vijayapriya, “Phase disposition PWM control topology based: A novel multilevel inverter with reduced switch for power electronics applications”, *Heliyon*, vol. 10, no. 21, p. e39856, 2024. DOI: 10.1016/j.heliyon.2024.e39856.
- [121] G. F. Gontijo, S. Wang, T. Kerekes, and R. Teodorescu, “Novel converter topology with reduced cost, size and weight for high-power medium-voltage machine drives: 3x3 modular multilevel series converter”, *IEEE Access*, vol. 9, pp. 49082–49097, 2021. DOI: 10.1109/ACCESS.2021.3069118.
- [122] S. Sharma, D. Chatterjee, and S. K. Choudhury, “Performance analysis of five level cascaded H bridge SPWM inverter fed five phase induction motor drives”, in *Proc. of 2025 8th International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech)*, 2025, pp. 1–6. DOI: 10.1109/IEMENTech65115.2025.10959350.
- [123] H. Zeynal, H. Ghafouri, and Z. Zakaria, “Enhanced multilevel inverter for VFD based synchronous motor”, in *Proc. of 2025 IEEE 5th International Conference in Power Engineering Applications (ICPEA)*, 2025, pp. 248–251. DOI: 10.1109/ICPEA65539.2025.11198332.
- [124] Y. You *et al.*, “Research on sub-module fluctuating power decoupling strategy for modular multilevel converter-based medium-voltage motor drive system with wide speed range”, *Electronics*, vol. 13, no. 21, p. 4268, 2024. DOI: 10.3390/electronics13214268.
- [125] F. Yao, E. Chen, Q. An, and L. Sun, “A capacitor voltage fluctuation suppression method employing compound mutual inductance charge channel for modular multilevel converter operating at low frequency”, *IEEE Transactions on Power Electronics*, vol. 40, no. 9, pp. 13202–13216, 2025. DOI: 10.1109/TPEL.2025.3527219.
- [126] M. Manivel and L. Kaliappan, “Analysis and implementation of switched capacitor-based multi-level inverter for electric vehicles applications”, *Elektronika ir Elektrotechnika*, vol. 29, no. 1, pp. 21–32, 2023. DOI: 10.5755/j02.eie.33053.
- [127] A. A. Khan, N. A. Zaffar, and M. J. Ikram, “Performance evaluation of vector control induction motor drive with reduced common mode voltage based PWM schemes”, in *Proc. of 2024 IEEE Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2024, pp. 1–7. DOI: 10.1109/COMPEL57542.2024.10614064.



This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution 4.0 (CC BY 4.0) license (<http://creativecommons.org/licenses/by/4.0/>).