Furtherance of Multilevel Inverter and Evolution of a Packed Inverter Unit for Dynamic Loads

Premkumar R^{1,2,*}, Vimala Juliet A², Vijayaraja L³

¹Department of Electronics and Instrumentation Engineering, Sri Sairam Engineering College, Chennai, 600044, India

²Department of Electronics and Instrumentation Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai, 603203, India

³Department of Electrical and Electronics Engineering, Sri Sairam Institute of Technology, Chennai, 600044, India

 * premkumar.rajavel@gmail.com, vimalaja@srmist.edu.in; vijayarajal.eee@gmail.com

Abstract-Multilevel inverters (MLIs) provide a solution for high-power applications due to the production of a high-quality output voltage with low harmonic distortion. This technology is gaining popularity in the power industry for applications such as renewable energy systems, motor drives, and electric vehicles. MLIs are categorised on the basis of the number of levels in their output waveform. This article includes a discussion of two, three, and higher-level inverters with respect to design aspects and their application in the power industry, contributing to the development of sustainable and efficient systems. In addition, a packed inverter unit (PIU) with 11 IGBT switches and three uneven DC voltages is used to generate 11 voltage steps. From the suggested axioms, the amplitude of the DC sources is chosen to generate larger voltage steps with the fewest possible circuit components. Additionally, an 11-level inverter is simulated for fixed and variable R/RL loads. A comparison analysis of the circuit components between the developed circuit and existing MLIs is carried out. Finally, 11-level inverters are evaluated in real time for constant, fluctuating R/RL loads, and various performance metrics are noticed.

Index Terms—Asymmetric DC sources; Packed inverter; Power drivers; Pulse width modulation; Total harmonics reduction.

I. INTRODUCTION

With the evolution and growth of power electronics devices, namely the increase in switching speed, the ability to conduct higher currents and withstand large voltage values when blocked, as well as the existence of controllers with greater capacity and processing speed such as the field programmable gate array (FPGA) and the digital signal processor (DSP), it became possible to implement the multilevel converter (MLC). Multilevel conversion (MLC) finds place in renewable energy grid, such as photovoltaic energy, wind energy, fuel cells, and electric traction applications. The MLC fixes the voltage levels at which the different alternating voltage levels at the output are generated through the correct commutation of the switches. Thus, the MLC has advantages and disadvantages over two-level converters, especially for medium- and high-power

Manuscript received 15 November, 2024; accepted 27 February, 2025.

applications. The concept of using multiple voltage levels to convert electrical energy was patented by Massachusetts Institute of Technology (MIT) researcher R. H. Baker, more than thirty years ago [1], [2].

The MLCs have been compared to conventional two-level converters in medium, large power and medium, high voltage applications, which demonstrates reduction of electromagnetic interference levels, possibility of obtaining higher levels of power, switching frequency higher than that of a conventional converter, and low switching losses, reduction of harmonic content. Also some of the disadvantages include a greater number of switches, which increases as you have more voltage levels at the output of the converter, thus increasing the implementation cost, modulation strategies are more complex, and the continuous side of the converter has different voltage levels that can be obtained by independent continuous sources or by capacitors. The disadvantages presented have been increasingly reduced over time due to the evolution of electronic devices that over time have increased their power and switching frequency, with increasingly reduced prices. Regardingelectronic device control, there arecurrently several solutions, such as DSPs and FPGAs, which are faster signal processors and have great calculation capacity, thus facilitating MLC control. In this paper, we discussthe following topics:

- 1. Type of multilevel inverter (MLI);
- 2. New multilevel inverter design (packed inverter).

The research aims to contribute a novel MLI topology with reduced circuit components while maintaining performance. This includes the following:

- Reducing the number of switches and sources for a simpler design;
- Ensuring lower harmonic distortion and stable voltages;
- Testing the proposed topology under real-time conditions.
- The development of this new topology addresses the complexity and cost challenges faced by conventional MLIs, making it a promising advancement in power electronic converters.

II. MULTILEVEL TOPOLOGIES (ML)

Multilevel inverters (MLIs) are power electronic devices that convert DC power to AC power at a higher voltage level than conventional two-level inverters. MLIs use a series of power switches and capacitors to generate multiple voltage levels in the output waveform. This allows for lower harmonic distortion and a smoother output waveform compared to traditional two-level inverters. There are several types of MLI, which can be classified according to the topology or the number of voltage levels. Currently, there are different topologies of MLCs. Among all existing topologies, there are three that have prevailed in the market, the most developed with a greater number of applications.

The topologies studied here are:

- Converter with diodes fixed to the neutral point (neutral point clamped (NPC) or diode clamped converter (DCC));
- Floating capacitor converter (flying capacitor converter); Conventional cascaded converter (cascaded full bridge converter);
- However, other topologies are emerging, such as:
 - Multi point clamped converter (MPC); Hybrid asymmetric converter;
 - Diode/Capacitor-clamped converter.

A. Diode-Clamped MLI (DCMLI) or Neutral Point Clamped (NPC) Inverter

The concept of an MLC using diodes fixed to the neutral point was introduced with the proposal of a three-level converter, which was later called a converter with diodes fixed to the neutral point (NPC). Figure 1 shows a three-level converter.




Fig. 1. NPC three-level converter.

The referenced voltage levels are obtained by a set of switch states; these states are presented in Table I, and the voltage waveforms are illustrated in Fig. 2.




Fig. 2. V_{ao} output voltage for the three-level converter shown in Fig. 1.

In this topology, it is necessary to pay attention to the inverse voltage drop across the diodes, since when switches T1-T2-T3-T4 are on, the voltage drop that diode D3 has to

withstand is equal to $3V_{\text{de}}/4$, as can be seen in Fig. 2. One way to solve this problem is to insert diodes in series, thus dividing the voltage supported by them. However, this solution significantly increases the number of semiconductors used, which leads to an increase in the complexity of the structure. The same situation is verified in diode D4 when switches TC1-TC2-TC3-TC4 are on.

TABLE I. SWITCHING SEQUENCE TO OBTAIN THE THREE VOLTAGE LEVELS.

Connected Switches	$\mathbf{V}_{\mathbf{ao}}$
T1-TC2	$V_{dc}/2$
TC2-TC1	0
T2-TC1	-V _{dc} /2

The advantages of this topology are:

- Each switch must block a voltage equal to $V_{\text{dc}}/(n-1)$ for n voltage levels;
- The number of capacitors used in this topology is lower compared to other ML topologies, thus reducing implementation costs;
- The change between voltage levels is carried out only by activating one of the switches, reducing losses and interference;

The disadvantages presented by this topology are the following:

- In topologies with more than three levels, the diodes do not block the same voltage levels, making it necessary to add diodes in series, which increases the cost and complexity of the project;
- The voltage at the capacitor terminals must remain stable and balanced, which leads to an increase in the complexity of the converter control algorithm;
- The clamping diodes have to be fast recovery since they switch at the switching frequency.

After analysing the advantages and disadvantages of this topology, it is verified that this topology presents all the advantages of the MLC and that the disadvantages only become significant when the NOL is greater than 3. Therefore, for applications with 3 voltage levels, the converter with diodes fixed to the neutral point is a good choice.

B. Flying Capacitor MLI (FCMLI)

This type of inverter uses capacitors that "fly" between different voltage levels to generate the output waveform. The number of capacitors determines the number of voltage levels. FCMLIs are used in applications where low harmonic distortion and high efficiency are required.

This topology is one of the most recent, being introduced in the 1990s [1], [3]. Figure 3 shows a three-level floating capacitor converter. The three-level floating capacitor topology, like the NPC topology, can have the following values at the $V_{ao},\,V_{bo},\,$ and V_{co} outputs: $V_{dc}/2,\,$ 0 and $-V_{dc}/2.$ Switch pairs T1-TC1, T2-TC2 are complementary; the same logic applies to the other two branches. The V_o values are obtained by different states that are represented in Table II. Although the output waveform is similar to that of the NPC topology, the switching is different, since there is a redundant state, i.e., there are two states in which an equal voltage is obtained, as shown in Fig. 4.

The floating capacitor C3 is charged when switches T1

and T2 are on and discharged when switches TC1 and TC2 are on. This is only valid when the positive reference of the converter current is considered the current that enters it [1]; if the load supplies the converter current, this situation is reversed. The charging of capacitor C3 can be controlled by selecting the combination of active switches at zero voltage level. Converters with floating capacitors have greater flexibility to control switches, which allows better control of energy flow compared to MLC with diodes fixed at the neutral point [1].




Fig. 3. Three-level converter of the flying capacitor.

TABLE II. SWITCHING SEQUENCE TO OBTAIN THE THREE

Connected Switches	V_{ao}
T1-T2	0
T1-TC2	$V_{dc}/2$
TC1-TC2	0
T2-TC1	-V _{dc} /2




Fig. 4. Van output voltage for the three-level converter.

C. Cascaded H-Bridge MLI (CHBMLI)

This type of inverter uses a series of H-bridge modules to generate multiple voltage levels. Each H-bridge module can be switched independently to create different voltage levels. CHBMLIs are commonly used in renewable energy sources (RES), motor drives, and power quality improvement (Fig. 5).




Fig. 5. Cascaded H-bridge MLI.

- Stacked MLI: This type of inverter uses multiple series two-level inverters to generate multiple voltage levels.

Stacked MLIs are commonly used in low to medium voltage applications, such as motor drives and RES.

- Asymmetric MLI: This type of inverter uses different voltage levels on the positive and negative sides of the output waveform to reduce the number of switches and increase efficiency. Asymmetric MLIs are commonly used in low voltage applications, such as motor drives and grid-tied solar inverters.
- Hybrid MLI: This type of inverter combines two or more of the above types of MLI to achieve higher voltage levels and lower harmonic distortion. Hybrid MLIs are commonly used in high-power applications, such as RESs and motor drives.

The selection of the type of MLI depends on the specific application requirements, such as voltage level, harmonic distortion, efficiency, and cost.

1. Stacked MLI

Figure 6 systematically shows an arm of a converter with different numbers of levels, where the continuous side has a set of capacitors in series and the converter arm consists of a series of switches, with different voltage levels at the output forming a ladder voltage waveform. A two-level converter has $V_{\rm o}$ with two levels, while the three-level converter has $V_{\rm o}$ with three levels, and successively the n-level converter has n levels of $V_{\rm o}$ [1]. Considering that n is the NOL per branch in a three- ϕ converter, the voltage between phases will have k levels, which can be calculated using the following equation




Fig. 6. (a) Arm of a converter with two levels; b) Arm of a converter with three levels; c) Arm of a converter with n levels.

The number of voltage levels (p) that exist in a converter is calculated using the following expression

$$p = 2k - 1. (2)$$

Thus, for a three-level converter, the phase-to-phase voltage will have five levels and phase-to-neutral voltage will have nine levels.

2. Asymmetric MLI

In the topology known as asymmetric MLC (Fig. 7), it is possible to work with different voltage levels between cells or modules [4].




Fig. 7. Asymmetric MLI.

3. Hybrid Converter

In Fig. 8, two modules of this MLC are shown, one of them with a voltage level equal to $V_{\rm dc}/n.$ MLCs have isolated DC sources, all of which have identical voltages. One way to increase the voltage without having to add any components is to have asymmetric DC sources, i.e., with different voltage levels [5]. If the converter in Fig. 8 had different DC sources, e.g., $2V_{\rm dc}$ and $V_{\rm dc}$, the output voltage would have seven levels. The use of asymmetric DC sources causes the use of different switches on each bridge to block different voltage levels.

Furthermore, various topologies are designed to generate multiple voltage levels; the circuits presented in [6], [7] describe neutral point clamped inverter with 11 and six switches that produce seven voltage levels. The proposed circuit follows predictive control technique, distributed maximum power point tracking (DMPPT) control, and artificial neural network method, respectively, to achieve the lower harmonics of 5.54 % and 2.35 %. This work gives immense study about the MLI method to follow and used in prescribed applications.




Fig. 8. Arm of an MLC with asymmetric hybrid modules [8].

In [9], the proposed method generates seven voltage levels in the response with 12 switches per phase, and a distributed MPPT control scheme is used. The presented module is the modular cascaded H-bridge multilevel inverter producing a lower harmonics of 4.2 %. The presented method in [10] requires more switches compared to other methods and observes THD of 3.3 %, looks less compared to the other methods discussed here. A new MLI voltage level boost [11] is presented with ten numbers of switches

with more voltage levels in the output, 15 levels of output generated using the distributed maximum power point tracking method, and produces the THD of 5.54 %.

In [12], a symmetric cascaded half-bridge inverter is proposed to generate fifteen levels of output with multicarrier pulse width modulation technique. The configuration presented in [13], [14] uses more switches to achieve more level of output using modified hybrid multicarrier pulse width modulation. In [15], the H-bridge MLI is proposed with seventeen more switches and produces nine output levels that follow the selective harmonic elimination (SHE) PWM method, which requires more switches relatively to obtain levels.

In [16], dual-mode interleaved MLI and improved Hbridge MLI follow pulse width modulation method requires ten and five numbers of switches, respectively, to produce six levels of voltage in the output. The configuration explained in [17], [18] uses the phase disposition - carrier pulse width modulation (PD-CPWM) technique to generate 15 output levels using a cascaded H-bridge sub-MLI and five levels of output using micro MLI that utilise the seven and five number of switches, respectively. In [19], the switched capacitor multilevel inverter is proposed with eight number of active switches that generates seven voltage levels, follows swarm optimisation technique. The various types of topologies in MLI [20], [21] are designed using a large number of switches with fewer voltage levels using the pulse width modulation method. The inverter CHB and T type inverter method [22], [23] achieves minimum voltage levels that follow the sinusoidal carrier pulse width modulation and presents the THD of 2.01 %. In [24], the grid-connected method is analysed to design the switched capacitor multilevel inverter having 16 switches to generate 41 levels of voltage in the output.

The main topologies of the electronic power converters of ML and the main characteristics of each topology are presented in Table III, as well as the various modulation methods. The definition of the existence of a better topology and a modulation method cannot be concluded, because of the richness of the differences presented in each of the topologies.

The implementation of a certain MLC topology must be done observing the main characteristics of the application to which the converter will be submitted (Table IV); then, one must choose which modulation method is most appropriate for the topology in question.

TABLE III.	RECENT	MLI'S -	OVER	VIEW.

Ref.	Method	N _{level}	Nswitch	N _{Source}	NCapacitor	N _{Diode}	Advantages	Limitations
[25]	Flying Capacitor MLI	17	12	2	2 per phase	4	V/F and d-q control	Low voltage inverter
[26]	Proton Exchange Membrane Fuel Cell	5	5	3	0	5	Simple circuit	Complexity in voltage balancing
[27]	Switched-DC-source sub- module MLI	13	10	3	0	0	Switching loss is comparatively low	Four voltage source
[28]	Single-Stage Switched- Capacitor MLI	9	12	2	4	2	Control technique is simple	Extra circuit components required
[29]	Neutral Point Clamp Inverter	9	16	1	8	14	Usage of sources is less	The utilisation of the DC bus voltage. It can only utilise up to 50 % of the DC bus
[30]	Cascaded Multilevel Inverter	7	24	3	6	6	Low THD	More number of switches
[31]	Modified Cascaded Multilevel Inverter	7	6	2	2	6	Low THD	Requirement of diode is high

Ref.	Method	N _{level}	Nswitch	N _{Source}	NCapacitor	NDiode	Advantages	Limitations
[8]	Asymmetric Cascaded Half-Bridge Inverter	7	6	3	0	6	Switching loss is low comparatively	Only for medium power applications
[32]	Improved H-bridge MLI	5	6	2	4	2	Low efficiency	Extra circuit components required
[33]	9L4x Inverter	9	10	1	3	2	Less switch loss	Voltage stress more
[34]	Packed E Cell	9	7	1	2	0	Grid connected	Fault tolerant

TARI	FIV	MI I'S	& ITS	A DDI	ICATIONS.	
LADI	LE, IV	WILL 5	α 113	APPI	JUATIONS.	

Ref.	Method	N _{level}	Applications
[35]	Single Phase Modified MLI	13	PV Applications
[36]	Reduced MLI	6	Grid Tied Applications
[37]	Quadruple Boost MLI	9	High Voltage Applications
[38]	ANPC Converter	5	Capacitor Balancing Voltage Applications
[39]	PD PWM MLI	9	Power Quality boosting
[40]	Neutral Point Clamped	2	Traction Applications
[41]	Hybrid Cascaded MLI	6	Fuel cells
[42]	Tri-State H-bridge MLI	485	PV/Fuel Cell Applications
[43]	Switched capacitor MLI	7	High frequency AC power distribution

Cost limitations, control complexity, operating flexibility, V_{o} level, and any other limitation that may make the application unfeasible must be considered when choosing the topology. From the above discussions, it is inferred that designing a multilevel inverter without complexity is a challenging task. Therefore, it is decided to develop a novel topology of a multilevel inverter with reduced circuit components, and the same is to be tested in real time.

III. DEVELOPMENT OF PACKED INVERTER UNIT

The structure of the proposed topology is of H-bridge type, which is chosen for its easy control and simple design. The H-bridge inverters conventionally consist of four switches and they are to be controlled by a controller circuit with nearest control techniques. Also, while using multiple independent DC sources for DC supply, the H-bridge topology is better suited when compared with the diode clamped topology and flying capacitor topology.

This H-bridge topology also requires no diodes, capacitors, or other added power electronic devices other than the switches. This will ultimately reduce the losses and the cost of the entire device. The configuration shown in Fig. 9 uses three separate DC sources (V1, V2, V3) and ten switches (S1–S10), where S1–S4 forms an H-bridge around the load resistor (R1) and S5–S10 controls the connection of each DC source to the main H-bridge through intermediate nodes. By combining sources, it can generate five positive voltage levels, and through H-bridge the shown configuration is able to produce 11 levels.




Fig. 9. Proposed packed inverter unit (PIU).

A. Definition of the Magnitude of Voltage Sources

1. *Method 1*: For $V1 = V2 = V3 = V_{dc}$

$$N_t = 2(3u) + 1, (3)$$

$$V_{o} = 3uV_{do}volt. (4)$$

2. Method 2: $V1 = V_{dc}$, $V2 = 2V_{dc}$, $V3 = 4V_{dc}$

$$N_{t} = 2(6u) - 1, (5)$$

$$V_o = (6^u) V_{dc} volt. (6)$$

3. *Method 3*: $V1 = V_{dc}$, $V2 = 2V_{dc}$, $V3 = 3V_{dc}$

$$N_{t} = 2(4u) + 1, (7)$$

$$V_o = (4^u) V_{dc} volt, (8)$$

where N_l and V_o are the number of voltage levels and the maximum voltage generation across the load.

For all the above methods ((3)–(8)) to obtain the magnitude of the voltage sources, the circuit parameters such as the quantity of switches, drivers, "on" state switches, variety of DC sources, and DC sources are the same, and the following are given below:

$$N_{\text{switch}} = 10u, \tag{9}$$

$$N_{drivers} = 10u, (10)$$

$$N_{on} = 4u, \tag{11}$$

$$N_{variety} = 3u, (12)$$

$$N_{source} = 3u. (13)$$

The 11-level modes of operation for the proposed configuration shown in Fig. 9 and the switching sequences for each voltage level are given in Table V. Additionally, Table V shows that the notation "0" indicates that the switches are in the OFF state, while the notation "1" indicates that they are in the ON state. Thus, the maximum voltage obtained at the output is +5 V using PIU. The different voltage level generation is shown in Fig. 10.

V 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0		TAB	LE V.	SWITO	CHINC	STA	ΓE OF	PROP	OSED	PIU.	
V 1 0 0 0 1 1 1 1 0 0 0 0 0 1 V 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	V_{DC}										S10
V 1 0 0 0 1 0 1 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	0 V										1
V 1 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 V 0 0 1 1 1 0 0 0 1 1 0 0 0 1 V 0 0 1 1 1 0 0 0 1 1 0 0 0 0	1 V 2 V										
V 0 1 1 1 0 0 0 1 0 1 0 0 1 0 0 0 1 V 0 0 1 1 0 0 0 0	2 V										
V 0 0 0 0 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0	4 V										1
V 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	5 V										0
V 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 V 1 0 0 1 V 1 0 0 1 V 1 0 0 0 1 V 1 0 0 0 1 V 1 0 0 0 1 V 1 0 0 0 V 1 V 1	-1 V	0	1	1	0	1	1	0	0	0	0
V 1 0 0 1 0 0 1 0 0 1 0 0 0 1 V 1 0 0 0 0	-2 V	0	1	1	0	0	1	0	0	0	1
V 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-3 V										0
55	-4 V										1
55 55 56 (a) 55 57 58 58 58 58 58 58 58 58 58 58 58 58 58	-5 V	1	0	0	1	1	0	1	0	0	0
55 55 56 (a) 55 57 58 58 58 58 58 58 58 58 58 58 58 58 58	r	S5			56	_			_		
55 55 56 (a) 55 57 58 58 58 58 58 58 58 58 58 58 58 58 58			2V+						S1		S2
55 55 56 (a) 55 57 58 58 58 58 58 58 58 58 58 58 58 58 58			-	Ī			+ 4V		1		,
55 55 56 (D) 55 56 (C) 55 57 56 (C) 56 70 70 71 71 71 71 71 71 71 71 71 71 71 71 71	4			57	·		\$8	,			
55	•	S9	~~~	Ţ							
55 56 (C) 55 56 (C) 55 56 (C) 55 57 58 58 79 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 51 51 51 51 51 51 51 51 51 51 51	17+			§10					cs		S4
55 56 (C) 55 56 (C) 55 56 (C) 55 57 58 58 79 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 51 51 51 51 51 51 51 51 51 51 51	1		ĺ	,					i		Ĺ
55 56 (C) 55 56 (C) 55 56 (C) 55 57 58 58 79 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 52 51 51 51 51 51 51 51 51 51 51 51 51 51	!					-	_				
55 56 (C) 55 56 (C) 55 56 (C) 57 58 58 58 58 58 58 58 58 58 58 58 58 58	\$5	·		56	<u></u>	(a)					\neg
55 56 (C) 55 56 (C) 55 56 (C) 57 58 58 58 58 58 58 58 58 58 58 58 58 58			V2 +				V3		S1		S2
55 56 (C) 55 56 (C) 55 56 (C) 57 58 58 58 58 58 58 58 58 58 58 58 58 58			7			_	Ť		•		1
S5				S7			S8	_,_			
S5	\vdash		-							VVV	
S5			610						s ₃		54
S5	νŤ		\						ľ		ľ
S5											
55 56 (C) 55 56 (C) 57 58 58 71 51 52 71 51 52 71 51 52	SS	مىر.		\$6	,	(b)					
55 56 (C) 55 56 (C) 57 58 58 71 51 52 71 51 52 71 51 52											
55 56 (C) 55 56 77 58 58 51 52 10 57 58 58 58 54			^{V2} +			_	v ₃ [+		S1 \		sz
55 56 (C) 55 56 77 58 58 51 52 10 57 58 58 58 54									ľ		ľ
55 56 (C) 55 56 (C) 57 58 58 58 58 59 59 59 59 59 59 59 59 59 59 59 59 59			-	<u>\$7</u>			S8	_	_	R1	_
55 56 56 56 57 58 51 52 52 57 58 58 51 52 52 57 58 58 58 58 58 58 58 58 58 58 58 58 58		S9	-								
55 56 56 56 57 58 51 52 52 57 58 58 51 52 52 57 58 58 58 58 58 58 58 58 58 58 58 58 58	<u>+</u>		\$10						\$3		54
55 56 56 56 57 58 51 52 52 57 58 58 51 52 52 57 58 58 58 58 58 58 58 58 58 58 58 58 58	V1		1						ľ		ľ
55 56 56 56 57 58 51 52 52 57 58 58 51 52 52 57 58 58 58 58 58 58 58 58 58 58 58 58 58	L										
57 58 S8		S5 -			6 –	(c)					
57 58 S8	Γ			,							
53 53 54 VI T			^{V2} ±	L r			v ₃ +		S1		S2
53 53 54 VI T									ľ	-	ľ
		\$9	~	\$7	<u>-</u>		\$8	~	+		
	ſ								S 3		S4
(4)	<u>+ </u> v1 T	.		10					1		1
(d)			1								
(u)	L					(d)					_

B. Analytical Design Comparison of PIU with Other Works

The comparative study suggested by the inverterwith alternative topologies is shown in this section. Many factors have been compared, including the number of switches (N_{SW}), DC sources (N_{S}), output voltage levels (N_{L}), the number of "ON" switches ($N_{on,sw}$), and the variety of DC sources (N_{V}). Examination of the works in [44]–[49] reveals that the suggested inverter is shown in Figs. 11–15 with different design parameters for a multilayer inverter.

To produce the desired number of voltage steps at the output, the number of switches, driver circuits, and DC voltage sources utilised in the suggested inverter (T3) is compared with the invented MLI described in [44]–[49]. Also examined are the parameters related to these MLI circuits, as well as the number of "ON" state switches.

The comparison between the number of switches in the referenced circuit and the number of voltage steps created by the referenced MLIs is displayed in Fig. 11. Comparing T3 of the PIU with other mentioned MLIs, it is evident that fewer switches are needed. As a result, the inverter is smaller. By plotting the number of DC sources against T3 in Fig. 12, it can be seen that the suggested MLI uses the fewest DC sources compared to the others. As a result, the cost of the inverter is reduced.





Fig. 11. N_{step} vs. N_{switch}.



In the comparison between N_{step} and N_{driver} , as shown in Fig. 13, the suggested inverter unit T3 uses fewer driver circuits than the others. The N_{step} vs. N_{on} state switches is displayed in Fig. 14. Compared to other PIUs, the proposed PIU has fewer "ON" state switches. This reduces the complexity of the control of the inverter. For the proposed MLI along with other referred MLIs, N_{step} vs. N_{variety} is drawn. It is evident from Fig. 15 that the suggested MLI has fewer DC source varieties than the others. As a result, the

cost of the inverter is reduced. It follows that the T3 design is superior to the other MLIs mentioned based on all the comparative graphs.




Fig. 13. N_{step} vs. N_{driver}.




Fig. 14. N_{step} vs. N_{on}.




Fig. 15. N_{step} vs. N_{variety}

From the analysis of Figs. 11–15, the following inferences are made: the proposed inverter uses fewer switching devices to achieve higher voltage levels, leading to a more compact and cost-effective design, also the requirement of fewer isolated DC sources indicated the reduced source dependency leading to simplified power management. Furthermore, the number of driver circuits required is significantly lower, and the "ON" state of the switches at any given time is minimised in the proposed design, reducing power losses, thermal stress, and control complexity.

IV. SIMULATION OF 11-LEVEL MLI

A. Control Technique

The theory and operation principle of pulse width modulation technique used for generating pulses for the switches of the inverter is performed using a simple technique called fundamental frequency method. This technique consists of four stages, a reference sine wave signal, comparators, logic circuits, and drive circuits to make suitable pulses for the switches, as shown in Fig. 16.






Fig. 16. Stages of the switching pulse scheme.


B. Simulation Results of 11-Level PIU

The MATLAB/SIMULINK environment is used to design and run the circuit simulation shown in Fig. 17. Figure 17(a) depicts the 11-level MLI output voltage waveform for R = 100 Ω load. The peak voltage is found to be ± 200 V. Further, total harmonic distortion (THD) is calculated using fast Fourier transform (FFT) analysis and is depicted as 8.92 % shown in Fig. 17(d).

Furthermore, the circuit is implemented for the reactance load, with $R=100~\Omega,~L=50~mH$. The output voltage and output current are depicted in Fig. 17(a) and 17(b), and the THD for the load voltage is 4.82 % as shown in Fig. 17(e) and Fig. 17(f).










Fig. 17. (a) R and RL voltage output; (b) Output current for R load; (c) Output current for RL load; (d) Voltage and current THD for R load; (e) RL voltage THD; (f) Current RL THD.

C. Inverter Efficiency and Power Loss Calculation, Mean Lifetime

The loss of the power switch conduction and switching constitutes a total loss. The conduction losses for the switches can be calculated using (14)

$$P_{cl} = \left[V_{sw} + R_{sw} i^{\beta} \left(t \right) \right] i \left(t \right), \tag{14}$$

where V_{sw} and R_{sw} are the voltage drop across and the total resistance of IGBT. Taking into account the number of IGBTs (N_{IGBT}) for a particular conduction interval, the total conduction loss is given as in (15)

$$P_{clt} = \frac{1}{2\pi} \int_0^{2\pi} \left[N_{IGBT}(t) P_{tcl,IGBT}(t) dt \right]. \tag{15}$$

The switching loss [50] is obtained from the energy (E_{on} and E_{off}) used by the switches, as given in

$$P_{slt} = f \frac{1}{2\pi} \sum_{i=1}^{N_{IGBT}} \left[E_{ON} + E_{OFF} \right] = \frac{1}{6} V_{sw} \left(IT_{off} + I 'T_{on} \right).$$
 (16)

The total power losses (P_{plt}) and the efficiency are obtained as:

$$P_{nlt} = P_{clt} + P_{slt}, (17)$$

$$\eta = \frac{P_o}{P_o + P_{plt}},\tag{18}$$

where the output power (P_o) is obtained from $V_{rms} * I_{rms}$. Taking into account the above equations, the efficiency is calculated $\eta = 95.64$ %.

The failure rate [51] for the system can be obtained by adding the failure rate of all components

$$\lambda_{CONVERTER} = (2 \times \lambda_{MOSFET}) + (\lambda_{C_1} + \lambda_{C_2}) + (\lambda_{L_1} + \lambda_{L_2}) =$$

$$= 0.74624 \, failures / 10^5 \, h \, . \tag{19}$$

Therefore, the mean time of power converter to failure is found as 134005 hours from the below expression

$$MTTF = \frac{1}{\lambda_{CONVERTER}} hours.$$
 (20)

The THD is computed using the standard definition

THD =
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_n^2}}{V_1} \times 100\%,$$
 (21)

where V_1 is the root mean square (RMS) value of the fundamental frequency component, and V_2 , V_3 are the RMS values of the harmonic components obtained from the Fourier transform of the inverter output voltage waveform.

D. Real-Time Work of 11-Level PIU

To study the performance of the proposed inverter, the real-time implementation of the proposed PIU using the FPGA SPARTAN 6 processor for lamp load is carried out and is shown in Fig. 18.




Fig. 18. Real-time work of PIU.

The hardware setup (Fig. 18) is now connected to a reactive load of $R = 90 \Omega$, L = 40 mH and the current is seen

in the DSO (Fig. 19(c)) with an output current value of 1.53 A. Figs. 20(a) and 20(b) show the output current when the PIU is subjected to a sudden change in the R and RL load

The inverter output voltage waveform is shown in Fig. 19(a). The maximum output voltage is observed as ± 150 V, which satisfies the simulation results. The output current of the MLI feeding resistive load is inferred by using the current probe in the digital oscilloscope and is measured to be 1.52 A, which is shown in Fig. 19(b).





Fig. 19. (a) R and RL voltage output; (b) Output current for R load; (c) Output current for RL load.






Fig. 20. (a) Variable R - output current; (b) Variable RL - output current.

It is evident that the developed MLIs can perform well when faced with a sudden shift in load; the voltage magnitudes remain constant while the current magnitudes change with change in the loading conditions. From the above, real-time implementation and discussion, the features observed of PIU are promising.

V. CONCLUSIONS

From the study, the multilevel inverters (MLIs) can generate high-quality output voltage (V_o) with low harmonic distortion; they have become a desirable option for highpower applications. In the power sector, this technology is becoming increasingly popular for use in electric vehicles, motor drives, and renewable energy systems. Therefore, this article discusses the design features of inverters at the two, three, and higher levels used in the power industry. Furthermore, it is recommended to generate 11 voltage steps using a packed inverter unit (PIU) equipped with 11 IGBT switches and three unequal DC voltages. The amplitude of the DC sources is selected using the proposed axioms to produce larger voltage steps with the least number of circuit components. Furthermore, 11-level MLI with R/RL and variable R/RL loads are simulated and experimented with. The circuit components of the created circuit and the MLIs that are currently in use are compared. Finally, distinct performance metrics are seen from the designed inverters designed in real time when 11-level inverters are evaluated with constant and variable R/RL loads. 200 V is the output voltage produced by the 11-level MLI developed with 8.77 % THD and 95.64 % efficiency. Thus, this inverter is most suitable for renewable integration.

CONFLICT OF INTEREST

The authors declare that they have no conflicts of interest.

REFERENCES

- J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications", *IEEE Transactions* on *Industrial Electronics*, vol. 49, no. 4, pp. 724–738, 2002. DOI: 10.1109/TIE.2002.801052.
- [2] T. A. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage-source inverters", in *PESC'92 Record. 23rd Annual IEEE Power Electronics Specialists Conference*, 1992, pp. 397–403, vol. 1. DOI: 10.1109/PESC.1992.254717.
- [3] J.-S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters", *IEEE Transactions on Industry Applications*, vol. 32, no. 3, pp. 509–517, 1996. DOI: 10.1109/28.502161.
- [4] M. D. Manjrekar, P. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power

- applications", in Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370), 1999, pp. 1520–1527, vol. 3. DOI: 10.1109/IAS.1999.805943.
- [5] M. D. Manjrekar and T. A. Lipo, "A generalized structure of multilevel power converter", in *Proc. of 1998 International Conference on Power Electronic Drives and Energy Systems for Industrial Growth*, 1998, pp. 62–67, vol. 1. DOI: 10.1109/PEDES.1998.1329991.
- [6] A. Taghvaie, Md. E. Haque, S. Saha, and Md. A. Mahmud, "A new step-up switched-capacitor voltage balancing converter for NPC multilevel inverter-based solar PV system", *IEEE Access*, vol. 8, pp. 83940–83952, 2020. DOI: 10.1109/ACCESS.2020.2992093.
- [7] M. Keddar, M. L. Doumbia, M. D. Krachai, K. Belmokhtar, and A. H. Midoun, "Interconnection performance analysis of single-phase neural network based NPC and CHB multilevel inverters for grid-connected PV systems", *International Journal of Renewable Energy Research*, vol. 9, no. 3, pp. 1451–1461, 2019. DOI: 10.20508/ijrer.v9i3.9593.g7730.
- [8] M. Ahmed, A. Sheir, and M. Orabi, "Asymmetric cascaded half-bridge multilevel inverter without polarity changer", *Alexandria Engineering Journal*, vol. 57, no. 4, pp. 2415–2426, 2018. DOI: 10.1016/j.aej.2017.08.018.
- [9] B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, "Modular cascaded H-bridge multilevel PV inverter with distributed MPPT for grid-connected applications", *IEEE Transactions on Industry Applications*, vol. 51, no. 2, pp. 1722–1731, 2015. DOI: 10.1109/TIA.2014.2354396.
- [10] A. Kumar and V. Verma, "Performance enhancement of single-phase grid-connected PV system under partial shading using cascaded multilevel converter", *IEEE Transactions on Industry Applications*, vol. 54, no. 3, pp. 2665–2676, 2018. DOI: 10.1109/TIA.2017.2789238.
- [11] P. R. Bana, K. P. Panda, S. Padmanaban, L. Mihet-Popa, G. Panda, and J. Wu, "Closed-loop control and performance evaluation of reduced part count multilevel inverter interfacing grid-connected PV system", *IEEE Access*, vol. 8, pp. 75691–75701, 2020. DOI: 10.1109/ACCESS.2020.2987620.
- [12] K. M. Kotb, A. El-Wahab Hassan, and E. M. Rashad, "Simplified sinusoidal pulse width modulation for cascaded half-bridge multilevel inverter", in *Proc. of2016 Eighteenth International Middle East Power Systems Conference (MEPCON)*, 2016, pp. 907–913. DOI: 10.1109/MEPCON.2016.7837004.
- [13] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources", *IEEE Transactions on Industrial Electronics*, vol. 61, no. 7, pp. 3269–3278, 2014. DOI: 10.1109/TIE.2013.2282606.
- [14] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components", *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 655–667, 2012. DOI: 10.1109/TIE.2011.2151813.
- [15] P. R. Bana, K. P. Panda, and G. Panda, "Power quality performance evaluation of multilevel inverter with reduced switching devices and minimum standing voltage", *IEEE Transactions on Industrial Informatics*, vol. 16, no. 8, pp. 5009–5022, 2020. DOI: 10.1109/TII.2019.2953071.
- [16] A. Pourfaraj, M. Monfared, and H. Heydari-doostabad, "Single-phase dual-mode interleaved multilevel inverter for PV applications", *IEEE Transactions on Industrial Electronics*, vol. 67, no. 4, pp. 2905–2915, 2020. DOI: 10.1109/TIE.2019.2910041.
- [17] G. M. Kurian, P. A. Jeyanthy, and D. Devaraj, "FPGA implementation of FLC-MPPT for harmonics reduction in sustainable photovoltaic system", Sustainable Energy Technologies and Assessments, vol. 52, part C, art. 102192, 2022. DOI: 10.1016/j.seta.2022.102192.
- [18] K. Janardhan, A. Mittal, and A. Ojha, "Performance investigation of stand-alone solar photovoltaic system with single-phase micro multilevel inverter", *Energy Reports*, vol. 6, pp. 2044–2055, 2020. DOI: 10.1016/j.egyr.2020.07.006.
- [19] Y. Gopal, Y. N. V. Kumar, A. Kumari, O. Prakash, S. Chowdhury, and A. A. Almehizia, "Reduced device count for self-balancing switched-capacitor multilevel inverter integration with renewable energy source", *Sustainability*, vol. 15, no. 10, p. 8000, 2023. DOI: 10.3390/su15108000.
- [20] H. El Ouardi, A. El Gadari, M. Mokhlis, Y.Ounejjar, L. Bejjit, and K. Al-Haddad, "A novel MPPT technique based on combination between the incremental conductance and hysteresis control applied in a standalone PV system", *Eng.*, vol. 4, no. 1, pp. 964–976, 2023. DOI: 10.3390/eng4010057.
- [21] D. Han, F. Z. Peng, and S. Dwari, "Advanced PWM techniques for

- multi-level inverters with a multi-level active CM noise filter", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 6, pp. 6865–6879, 2022. DOI: 10.1109/JESTPE.2021.3128274.
- [22] S. P. Biswas, Md. S. Anower, S. Haq, Md. R. Islam, Md. A. Rahman, and K. M. Muttaqi, "A new level-shifted carrier-based PWM technique for a cascaded multilevel inverter-based induction motor drive", *IEEE Transactions on Industry Applications*, vol. 59, no. 5, pp. 5659–5671, 2023. DOI: 10.1109/TIA.2023.3279359.
- [23] X. Zhao et al., "An enhanced modulation scheme for multi-level T-type inverter with loss balance and reduction", IEEE Transactions on Power Electronics, vol. 38, no. 11, pp. 14050–14064, 2023. DOI: 10.1109/TPEL.2023.3289508.
- [24] D. Singh and N. Sandeep, "Generalization and operation of switched-capacitor-based multi-input extendable boosting multilevel inverter", IEEE Transactions on Industry Applications, vol. 59, no. 6, pp. 6976–6985, 2023. DOI: 10.1109/TIA.2023.3305347.
- [25] A. Kshirsagar *et al.*, "17-level inverter with low component count for open-end induction motor drives", *IET Power Electronics*, vol. 11, no. 5, pp. 922–929, 2018. DOI: 10.1049/iet-pel.2017.0492.
- [26] C. Dhanamjayulu, S. R. Khasim, S. Padmanaban, G. Arunkumar, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of multilevel inverters for fuel cell energy conversion system", *IEEE Access*, vol. 8, pp. 183690–183707, 2020. DOI: 10.1109/ACCESS.2020.3029153.
- [27] H. Nasiri Avanaki, R. Barzegarkhoo, E. Zamiri, Y. Yang, and F. Blaabjerg, "Reduced switch-count structure for symmetric multilevel inverters with a novel switched-DC-source submodule", *IET Power Electronics*, vol. 12, no. 2, pp. 311–321, 2019. DOI: 10.1049/iet-pel.2018.5089.
- [28] S. S. Lee, "Single-stage switched-capacitor module (S³CM) topology for cascaded multilevel inverter", *IEEE Transactions on Power Electronics*, vol. 33, no. 10, pp. 8204–8207, 2018. DOI: 10.1109/TPEL.2018.2805685.
- [29] A. Mahfuz-Ur-Rahman, Md. R. Islam, K. M. Muttaqi, and D. Sutanto, "Model predictive control for a new magnetic linked multilevel inverter to integrate solar photovoltaic systems with the power grids", *IEEE Transactions on Industry Applications*, vol. 56, no. 6, pp. 7145– 7155, 2020. DOI: 10.1109/TIA.2020.3024352.
- [30] A. Lashab et al., "Cascaded multilevel PV inverter with improved harmonic performance during power imbalance between power cells", *IEEE Transactions on Industry Applications*, vol. 56, no. 3, pp. 2788– 2798, 2020. DOI: 10.1109/TIA.2020.2978164.
- [31] H. Vahedi, M. Sharifzadeh, and K. Al-Haddad, "Modified seven-level pack U-cell inverter for photovoltaic applications", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 3, pp. 1508–1516, 2018. DOI: 10.1109/JESTPE.2018.2821663.
- [32] N. M. C. Mukundan, V. Kallaveetil, S. S. Kumar, and J. Pychadathil, "An improved H-bridge multilevel inverter-based multi-objective photovoltaic power conversion system", *IEEE Transactions on Industry Applications*, vol. 57, no. 6, pp. 6339–6349, 2021. DOI: 10.1109/TIA.2021.3101465.
- [33] A. Srivastava and J. Seshadrinath, "A new nine-level highly efficient boost inverter for transformerless grid-connected PV application", IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 11, no. 3, pp. 2730–2741, 2023. DOI: 10.1109/JESTPE.2022.3210512.
- [34] M. Gheisarnejad, M. Sharifzadeh, M.-H. Khooban, and K. Al-Haddad, "Adaptive fuzzy Q-learning control design and application to grid-tied nine-level packed E-Cell (PEC9) inverter", *IEEE Transactions on Industrial Electronics*, vol. 70, no. 1, pp. 1071–1076, 2023. DOI: 10.1109/TIE.2022.3153803.
- [35] S. Rajalakshmi and P. Rangarajan, "Investigation of modified multilevel inverter topology for PV system", *Microprocessors and Microsystems*, vol. 71, art. 102870, 2019. DOI: 10.1016/j.micpro.2019.102870.

- [36] R. Agrawal and S. Jain, "Comparison of reduced part count multilevel inverters (RPC-MLIs) for integration to the grid", *International Journal of Electrical Power & Energy Systems*, vol. 84, pp. 214–224, 2017. DOI: 10.1016/j.ijepes.2016.05.011.
- [37] A. Iqbal, M. D. Siddique, B. P. Reddy, and P. K. Maroti, "Quadruple boost multilevel inverter (QB-MLI) topology with reduced switch count", *IEEE Transactions on Power Electronics*, vol. 36, no. 7, pp. 7372–7377, 2021. DOI: 10.1109/TPEL.2020.3044628.
- [38] K. Wang, L. Xu, Z. Zheng, and Y. Li, "Capacitor voltage balancing of a five-level ANPC converter using phase-shifted PWM", *IEEE Transactions on Power Electronics*, vol. 30, no. 3, pp. 1147–1156, 2015. DOI: 10.1109/TPEL.2014.2320985.
- [39] S. R. Das, P. K. Ray, A. K. Sahoo, and G. Dhiman, "Application of optimization technique in PV integrated multilevel inverter for power quality improvement", *Computers & Electrical Engineering*, vol. 97, art. 107606, 2022. DOI: 10.1016/j.compeleceng.2022.107606.
- [40] A. Poorfakhraei, M. Narimani, and A. Emadi, "A review of modulation and control techniques for multilevel inverters in traction applications", *IEEE Access*, vol. 9, pp. 24187–24204, 2021. DOI: 10.1109/ACCESS.2021.3056612.
- [41] R. Seyezhai and B. Mathur, "Hybrid multilevel inverter using ISPWM technique for fuel cell applications", *International Journal of Computer Applications*, vol. 9, no. 1, pp. 41–47, 2010. DOI: 10.5120/1347-1817.
- [42] V. Loganathan, G. K. Srinivasan, and M. Rivera, "Realization of 485-level inverter using tri-state architecture for renewable energy systems", *Energies*, vol. 13, no. 24, p. 6627, 2020. DOI: 10.3390/en13246627.
- [43] S. R. Raman, K. W. E. Cheng, and Y. Ye, "Multi-input switched-capacitor multilevel inverter for high-frequency AC power distribution", *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5937–5948, 2018. DOI: 10.1109/TPEL.2017.2742525.
- [44] S. Kakar, S. Bin Md. Ayob, A. Iqbal, N. M. Nordin, M. S. Bin Arif, and S. Gore, "New asymmetrical modular multilevel inverter topology with reduced number of switches", *IEEE Access*, vol. 9, pp. 27627–27637, 2021. DOI: 10.1109/ACCESS.2021.3057554.
- [45] R. R. Karasani, V. B. Borghate, P. M. Meshram, and H. M. Suryawanshi, "A modified switched-diode topology for cascaded multilevel inverters", *Journal of Power Electronics*, vol. 16, no. 5, pp. 1706–1715, 2016. DOI: 10.6113/JPE.2016.16.5.1706.
- [46] R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Switched-diode structure for multilevel converter with reduced number of power electronic devices", *IET Power Electronics*, vol. 7, no. 3, pp. 648–656, 2014. DOI: 10.1049/iet-pel.2013.0208.
- [47] V. Kubendran, Y. M. Shuaib, S. Vidyasagar, V. Kalyanasundaram, K. Saravanan *et al.*, "The development of a generalized multilevel inverter for symmetrical and asymmetrical DC sources with a minimized ON state switch", *Ain Shams Engineering Journal*, vol. 15, no. 2, art. 102358, 2024. DOI: 10.1016/j.asej.2023.102358.
- [48] J. Sathik *et al.*, "A multilevel inverter topology using diode half-bridge circuit with reduced power component", *Energies*, vol. 14, no. 22, p. 7249, 2021. DOI: 10.3390/en14217249.
- [49] A. Seifi et al., "Novel reduced switch-count structure for symmetric/asymmetric cascaded multilevel inverter", Arabian Journal for Science & Engineering, vol. 45, pp. 6687–6700, 2020. DOI: 10.1007/s13369-020-04659-4.
- [50] D. Hu, A. Yin, and D. Ghaderi, "Transformer-less single-switch boost converter with high-voltage gain and mitigated-voltage stress applicable for photovoltaic utilizations", *International Transactions* on Electral Energy Systems, vol. 30, p. e12569, 2020. DOI: 10.1002/2050-7038.12569.
- [51] L. Hang, U. Subramaniam, G. Bayrak, H. Moayedi, D. Ghaderi, and M. R. Minaz, "Influence of a proposed switching method on reliability and total harmonic distortion of the Quasi Z–source inverters", *IEEE Access*, vol. 8, pp. 33088–33100, 2020. DOI: 10.1109/ACCESS.2020.2973797.



This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution 4.0 (CC BY 4.0) license (http://creativecommons.org/licenses/by/4.0/).