













## REFERENCES

- [1] G. Chandrasekaran, S. Periyasamy, and K. P. Rajamanickam, "Minimization of test time in system on chip using artificial intelligence-based test scheduling techniques", *Neural Comput. & Applic.*, vol. 32, pp. 5303–5312, 2020. DOI: 10.1007/s00521-019-04039-6.
- [2] A. W. Ludikhuizen, "A review of RESURF technology", in *Proc. of 12th International Symposium on Power Semiconductor Devices and ICs*, 2000. DOI: 10.1109/ISPSD.2000.856763.
- [3] M. Shrivastava and H. Gossner, "A review on the ESD robustness of drain-extended MOS devices", *IEEE Transactions on Device and Materials Reliability*, vol. 12, no. 4, pp. 615–625, Dec. 2012. DOI: 10.1109/TDMR.2012.2220358.
- [4] D. Andriukaitis, R. Anilionis, "Oxidation process and different crystallographic plane orientation dependence simulation in micro and nano scale structures", in *Proc. of 29th International Conference on Information Technology Interfaces (ITI 2007)*, Cavtat/Dubrovnik, Croatia, 2007, pp. 573–578. DOI: 10.1109/ITI.2007.4283835.
- [5] M.-D. Ker, J.-H. Chen, and K.-Ch. Hsu, "Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices", in *Proc. of IEEE VLSI-TSA International Symposium on VLSI Technology*, 2005. DOI: 10.1109/VTSA.2005.1497063.
- [6] X. Huang, Zh. Liu, F. Liu, J. Liu, and W. Song, "High holding voltage SCRs with segmented layout for high-robust ESD protection", *Electronics Letters*, vol. 53, no. 18, pp. 1274–1275, 2017. DOI: 10.1049/el.2017.2390.
- [7] M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits", *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 2, pp. 235–249, Jun. 2005. DOI: 10.1109/TDMR.2005.846824.
- [8] C. Y. Lin, M.-D. Ker, and W. T. Wang, "Silicon controlled rectifier", U.S. Patent 9 343 558, 17 May 2016.
- [9] H.-Y. Hwang and T.-H. Tang, "Silicon controlled rectifier device for electrostatic discharge protection", U.S. Patent 7 910 998, 11 Jul., 2007.
- [10] Y. Wang, X. Jin, L. Yang, Q. Jiang, and H. Yuan, "Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection", *Microelectronics Reliability*, vol. 55, nos. 3–4, pp. 520–526, 2015. DOI: 10.1016/j.microrel.2014.12.006.
- [11] Y. Wang, X. Jin, Y. Peng, J. Luo and J. Yang, "Design and optimization of high-failure-current dual-direction SCR for industrial-level ESD protection", *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 4669–4677, 2020. DOI: 10.1109/TPEL.2019.2944073.
- [12] X. Jin, Y. Zheng, Y. Wang *et al.*, "ESD robustness improving for the low-voltage triggering silicon-controlled rectifier by adding NWell at cathode", *Solid-State Electronics*, vol. 139, pp. 69–74, 2017. DOI: 10.1016/j.sse.2017.09.013.
- [13] A. Guilhaume, P. Galy, J. P. Chante *et al.*, "ESD evaluation of a low voltage triggering SCR (LVTSCR) device submitted to transmission line pulse (TLP) test", *Journal of Electrostatics*, vol. 56, no. 3, pp. 281–294, 2002. DOI: 10.1016/S0304-3886(02)00092-X.
- [14] V. Vashchenko, A. Concannon, M. ter Beek, and P. Hopper, "LVTSCR structures for latch-up free ESD protection of BiCMOS RF circuits", *Microelectronics Reliability*, vol. 43, no. 1, pp. 61–69, 2003. DOI: 10.1016/S0026-2714(02)00125-7.
- [15] S. Pendharkar, R. Tegatz, J. Devore, J. Carpenter, T. Efland, and C.-Y. Tsai, "SCR-LDMOS. A novel LDMOS device with ESD robustness", in *Proc. of 12th International Symposium on Power Semiconductor Devices & ICs*, Toulouse, France, 2000, pp. 341–344. DOI: 10.1109/ISPSD.2000.856839.
- [16] A. Griffoni, S.-H. Chen, S. Thijs, D. Linten, M. Scholz, and G. Groeseneken, "Charged device model (CDM) ESD challenges for laterally diffused nMOS (nLDMOS) silicon controlled rectifier (SCR) devices for high-voltage applications in standard low-voltage CMOS technology", in *Proc. of 2010 International Electron Devices Meeting*, San Francisco, CA, 2010, pp. 35.5.1–35.5.4. DOI: 10.1109/IEDM.2010.5703483.
- [17] J.-H. Lee, J. R. Shih, C. S. Tang, K. C. Liu, Y. H. Wu, R. Y. Shiue, T. C. Ong, Y. K. Peng, and J. T. Yue, "Novel ESD protection structure with embedded SCR LDMOS for smart power technology", in *Proc. of Int. Rel. Phys. Symp. (IRPS)*, Apr. 2002, pp. 156–161. DOI: 10.1109/RELPHY.2002.996629.
- [18] P. Zhang, Y. Wang, S. Jia, and X. Zhang, "Analysis of LDMOS-SCR ESD protection device for 60V SOI BCD technology", in *Proc. of 2010 IEEE International Conference of Electron Devices & Solid-state Circuits*, 2010, pp. 1–4. DOI: 10.1109/EDSSC.2010.5713671.
- [19] T.-H. Lai, M.-D. Ker, W.-J. Chang, T.-H. Tang, and K.-Ch. Su, "High-robust ESD protection structure with embedded SCR in high-voltage CMOS process", in *Proc. of 2008 IEEE International Reliability Physics Symposium*, 2008, pp. 627–628. DOI: 10.1109/RELPHY.2008.4558959.
- [20] Y.-Ch. Huang, Ch.-T. Dai, and M.-D. Ker, "Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25- $\mu\text{m}$  60-V BCD process", in *Proc. of IEEE International Symposium on Next-generation Electronics*, 2013, pp. 116–119. DOI: 10.1109/ISNE.2013.6512308.
- [21] Ch.-T. Wang and M.-D. Ker, "ESD protection design with lateral DMOS transistor in 40-V BCD technology", *IEEE Transactions on Electron Devices*, vol. 57, no. 12, pp. 3395–3404, 2010. DOI: 10.1109/ted.2010.2079530.
- [22] W.-Y. Chen and M.-D. Ker, "Improving safe operating area of nLDMOS array with embedded silicon controlled rectifier for ESD protection in a 24-V BCD process", *IEEE Transactions on Electron Devices*, vol. 58, no. 9, pp. 2944–2951, 2011. DOI: 10.1109/TED.2011.2159861.
- [23] H.-W. Chen, Sh.-L. Chen, Y.-T. Huang, and H.-H. Chen, "ESD improvements on power N-channel LDMOS devices by the composite structure of super junctions integrated with SCRs in the drain side", *IEEE Journal of the Electron Devices Society*, vol. 8, pp. 864–872, 2020. DOI: 10.1109/JEDS.2020.3013442.
- [24] N. K. Kranthi, B. S. Kumar, A. Salman, G. Boselli, and M. Shrivastava, "Design insights to address low current ESD failure and power scalability issues in high voltage LDMOS-SCR devices", in *Proc. of 2020 IEEE International Reliability Physics Symposium (IRPS)*, 2020. DOI: 10.1109/IRPS45951.2020.9129624.



This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution 4.0 (CC BY 4.0) license (<http://creativecommons.org/licenses/by/4.0/>).