

A Novel Design of Low-Voltage VDIBA and Filter Application

Okkes Gokalp Sokmen¹, Sezai Alper Tekin², Hamdi Ercan³, Mustafa Alci¹

¹*Department of Electrical and Electronics Engineering, Erciyes University, 38039, Kayseri, Turkey*

²*Department of Industrial Design Engineering, Erciyes University, 38039, Kayseri, Turkey*

³*Department of Avionics, Erciyes University, 38039, Kayseri, Turkey*
hamdiercan@erciyes.edu.tr

Abstract—In this study, a low-voltage low-power design of previously introduced analog signal processing element called as Voltage Differencing Inverting Buffered Amplifier (VDIBA) is presented. Level shifter current mirrors are used in the circuit design in order to accomplish the low-voltage low-power operation. The configuration operates only with ± 0.4 V supply voltages and consumes power $569 \mu\text{W}$ at the bias current $50 \mu\text{A}$. Also, low-voltage transconductor which has highly linear g_m is executed with the use of bulk-driven quasi-floating gate (BD-QFG) and source degeneration techniques. The simulations of the introduced circuit have been performed with $0.18 \mu\text{m}$ TSMC CMOS technology by SPICE. The theoretical approaches have been confirmed by the simulation results.

Index Terms—MOS integrated circuits; analog integrated circuits; operational amplifiers; VDIBA.

I. INTRODUCTION

In recent times, the use of the battery-operated equipments such as tablets, mobile phones, smart watches and portable medical equipment has pervaded in the world. Furthermore, IC technology has inclined to make smaller device size. Thus, channel lengths of the MOS transistors have been attained to the level of nanometers. The novel MOS technologies with channel lengths about level of nanometers are capable of operating with low voltages. Therefore, low voltage-low power (LVLP) circuit design comes into prominence in the analog circuit technology [1], [2].

Numerous novel active elements which are using differential input signals have been employed in design of diverse analog signal processing applications. These active elements can be classified in two groups such as operating with differential input current and differential input voltages. Current Differencing Buffered Amplifier (CDBA) and Current Differencing Transconductance Amplifier (CDTA) use the differential input currents, whereas Voltage Differencing Transconductance Amplifier (VDTA), Voltage Differencing Current Conveyor (VDCC) and Voltage Differencing Buffered Amplifier (VDBA) employ differential input voltages [3]–[12]. An active element

VDIBA increasing the popularity has presented in the previous study [13]. This topology has simple structure and electronic adjustability in wide range. VDIBA consists of two blocks such as Operational Transconductance Amplifier (OTA) and unity gain Inverting Buffered Amplifier (IBA). Therefore, this structure has a current output terminal as well as a voltage output terminal. Although various VDBA / VDIBA structures have been proposed in [14]–[17], none of these are not suitable for low voltage low power circuit applications.

In this study, a new low-voltage VDIBA structure has been proposed. This circuit operates with lower supply voltages using level shifter PMOS current mirrors as an active load. Also, bulk-driven quasi-floating gate (BD-QFG) technique is used to improve the linearity [18]. Additionally, as an application of the proposed VDIBA, a current controlled universal filter has been designed. Finally, the suggested VDIBA and the filter application have been simulated by SPICE. Simulation results have supported the outcomes of the theory. The proposed structure can operate with ± 0.4 V and uses up low power. Moreover, the proposed structure not only has a desirable frequency response, but also exhibits good linearity.

II. PROPOSED VDIBA STRUCTURE

The schematic symbol and the equivalent model of the VDIBA are indicated Fig. 1. The VDIBA involves two voltage inputs, a voltage and a current output.

The VDIBA can be defined below [13]:

$$\begin{bmatrix} I_{v+} \\ I_{v-} \\ I_Z \\ V_{W-} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ g_m & -g_m & 0 & 0 \\ 0 & 0 & -\beta & 0 \end{bmatrix} \begin{bmatrix} V_{v+} \\ V_{v-} \\ V_Z \\ I_{W-} \end{bmatrix}, \quad (1)$$

where $-\beta$ and g_m are the voltage transfer gain and the transconductance value of the VDIBA, respectively. For the ideal VDIBA, β is equal to one.

The proposed VDIBA is exhibited in Fig. 2. In order to carry out operating with low supply voltage, a level shifter

PMOS current mirror has been composed with employing M1, M2 and M3 transistors [19], [20]. Additionally, C3 capacitor is employed to extend bandwidth of the PMOS current mirror. M4 transistor is used to provide bias current for the current mirror. This current should be quite low. In order to obtain quite low bias current, M4 transistor is used as reverse diode connection. Also, a basic current mirror has been constituted by M11, M12 and M13 transistors. The principle of the BD-QFG with the help of NMOS transistors is used in the proposed circuit [18]. These transistors are M5 and M6. M7 and M8 transistors are employed to carry out high value resistance at the BD-QFG transistors. C1 and C2 are input capacitances between quasi-floating-gates and input terminals of the QFG-MOS transistors. To improve the linearity for the transconductance behavior of the VDIBA, M9 and M10 transistors are used for source degeneration via MOS transistors [21]–[23]. The inverting buffered block of the VDIBA is composed of M14 and M15 transistors.




Fig. 1. Circuit symbol of the VDIBA (a), and the equivalent model of the VDIBA (b).




Fig. 2. The suggested LVLV VDIBA.

The transconductance (g_m) of the NMOS transistor can be written as [24]

$$g_m = k_n (V_{GS} - V_{TH}), \quad (2)$$

where k_n is the NMOS transistor's transconductance

parameter. Also, the transconductance of the N type BD-QFG transistor can be given as [18]

$$g_{mBD-QFG} = k_n [(C_{in}/C_T) + (C_{BC}/C_{GC})](V_{GS} - V_{TH}), \quad (3)$$

where C_{BC} and C_{GC} are total bulk channel capacitance and total gate channel capacitance, respectively. Also, C_{in} and C_T are input capacitance between quasi-floating-gate and input-terminal of the QFG-MOS transistor, total input capacitance, respectively [18]. Here, the transconductance parameter of the BD-QFG transistor can be obtained as

$$k_{nBD-QFG} = k_n [(C_{in}/C_T) + (C_{BC}/C_{GC})]. \quad (4)$$

In Fig. 2, if it is assumed that M5, M7 and M9 are identical to M6, M8 and M10, respectively, in order to simplify the formulation, the following parameter can be assigned as

$$b = (4k_{n9} + k_{nBD-QFG}) / (4k_{n9}k_{nBD-QFG}), \quad (5)$$

where k_{n9} is the transconductance parameter of M9 and M10. Also, $k_{nBD-QFG}$ is the transconductance parameter of two BD-QFG transistors which are employed as differential pairs. Considering (2)–(5), the output current expression of the VDIBA is obtained as

$$I_Z = [(I_B V_{in}) / (bg_m)] \sqrt{1 - [V_{in} / (2bg_m)]^2}, \quad (6)$$

where I_B is the biasing current and V_{in} is the differential input voltage between v_+ and v_- terminals of the VDIBA [18], [21]–[23].

III. SIMULATION RESULTS

The simulation results of the introduced VDIBA structure have been obtained by SPICE using the 0.18 μm CMOS technology parameters. The simulations have been performed with ± 0.4 V supply voltage. The channel dimensions of the transistors employed in proposed VDIBA are shown in Table I. C1, C2 and C3 capacitors depicted in Fig. 2 have been selected as equal to 5 pF, 5 pF and 1 pF, respectively.

TABLE I. CHANNEL DIMENSIONS OF TRANSISTORS.

Transistor	L (μm)	W (μm)
M1, M2	0.2	15
M3	2	100
M4	2	30
M5, M6	5	14
M7, M8	3	6
M9, M10	5	4
M11-M13	1	18
M14, M15	0.5	60

Figure 3 shows the plot of I_Z versus V_{in} for the proposed VDIBA. It is shown in Fig. 3 that the linear operation range of g_m value for the introduced structure can be obtained as about ± 0.3 V. Here, V_{in} is differential input voltage ($V_{v+} - V_{v-}$). Moreover, the transconductance can be adjusted by the I_B .

DC voltage characteristic of V_w - and V_z against V_{in} for the proposed VDIBA are shown in Fig. 4. This graph has been obtained for 1 K Ω load resistance at port Z.




Fig. 3. The transfer curve of the VDIBA.




Fig. 4. DC voltage characteristic of V_w - and V_z against V_{in} for different biasing currents.

The maximum value of the input terminal voltages without causing remarkable distortion are approximately obtained as ± 300 mV. Also, the input offset voltage is obtained as 646 μ V.

Figure 5 depicts the g_m value versus I_B current. It is seen in Fig. 5 that, the g_m of the structure can be adjusted between 57 μ S and 223 μ S during the I_B is altered from 15 μ A to 50 μ A.




Fig. 5. Transconductance value relates to I_B .

Figure 6 depicts the frequency performance of the proposed VDIBA. From Fig. 6(a) and Fig. 6(b), it is seen that the -3 dB cut-off frequencies of the OTA and IBA stages are about 1.124 GHz and 23.58 GHz, respectively. According to these graphs, the cut-off frequency of the

proposed VDIBA can be obtained as 1.124 GHz. Considering in the literature, this value is preferable.

Figure 7 depicts the frequency behavior of the introduced structure for several temperature values. The g_m value varies from -72.45 dBs to -74.52 dBs, while the temperature is altered from 0 $^{\circ}$ C to 75 $^{\circ}$ C. This performance can be considered as acceptable.




Fig. 6. Frequency response of the VDIBA's OTA stage (a), and frequency response of the VDIBA's IBA stage (b).




Fig. 7. Frequency response of the VDIBA for several temperature values.

In Table II, the introduced VDIBA has been compared to the other VDIBA circuits in previous works. The proposed structure operates only at ± 0.4 V as supply voltages with total power dissipation of 569 μ W. It is seen that the proposed VDIBA operates with the lowest supply voltages, and uses up less power than the others. Hence, this circuit is quite suitable for the low power applications. Moreover, the proposed structure's bandwidth is wider than the others. Considering the gain of IBA stages, the proposed VDIBA shows a good performance. For VDIBA structures, impedance value of the port Z is desired as high as possible.

TABLE II. PERFORMANCE PARAMETERS OF VDIBAS.

	This study	[13]	[16]
CMOS technology	0.18 μm	0.18 μm	0.18 μm
Numbers of transistors	13 MOS + 2 FGMOS	6 MOS	5 MOS + 1 FGMOS
Supply voltage	± 0.4 V	± 0.9 V	± 0.75 V
Power dissipation	569 μW	10.5 mW	1.5 mW
Linear input range of OTA stage	± 300 mV	± 200 mV	± 250 mV
Input voltage / Supply voltage for OTA stage (%)	75 %	22 %	33 %
Linear input range of IBA stage	-400 mV to +160 mV	-900 mV to +500 mV	Not reported
Input voltage / Supply voltage for IBA stage (%)	70 %	77 %	Not reported
Bandwidth	1.124 GHz	226 MHz	220 MHz
Gain of IBA	-0.981	-0.922	-0.985
Transconductance (g_m)	223 μS (@ $I_B = 50 \mu\text{A}$)	600 μS (@ $I_B = 100 \mu\text{A}$)	582 μS (@ $I_B = 100 \mu\text{A}$)
Input terminal impedance (R_{in})	51.57 M Ω (@ $I_B = 50 \mu\text{A}$)	Not reported	Not reported
Output impedance for port Z (R_Z)	22.3 k Ω (@ $I_B = 50 \mu\text{A}$)	131.93 k Ω (@ $I_B = 100 \mu\text{A}$)	132.4 k Ω (@ $I_B = 100 \mu\text{A}$)
Output impedance for port -W (R_{-W})	111 Ω (@ $I_B = 50 \mu\text{A}$)	42.36 Ω (@ $I_B = 100 \mu\text{A}$)	Not reported
Input offset voltage	646 μV	Not reported	Not reported

Therefore, other VDIBA structures exhibit better performance. Resistance value of the port W- is a low impedance output. In terms of port W- impedance, the proposed structure is satisfactory but not as much as structure given in [13]. The input impedance of the proposed structure is obtained acceptably high such as 51.57 M Ω .




Fig. 8. I_Z - V_{in} characteristic of VDIBAs (a), and V_{-W} - V_Z characteristic of VDIBAs (b).

For the proposed and conventional [13] VDIBA, the dynamic input range of OTA and IBA stages are shown in Fig. 8(a) and Fig. 8(b). Considering the OTA stages, dynamic input ranges of the proposed VDIBA and the conventional VDIBA [13] are ± 0.3 V and ± 0.2 V as clearly shown in Fig. 8(a) for ± 0.4 V and ± 0.9 V supply voltages, respectively. This graph is obtained for equal g_m values. In

terms of IBA stages, ratios of the dynamic input range to supply voltage are 70 % and 77 % for proposed and conventional VDIBA, respectively. The proposed structure exhibits good performance. Linear input range of IBA stage is quite acceptable for low voltage low power applications.

IV. VDIBA BASED CURRENT CONTROLLED UNIVERSAL FILTER

The designed VDIBA based current controlled universal filter structure is displayed in Fig. 9. The multiple-input single-output filter structure has three inputs to exhibit the high pass (HP), band pass (BP) and low pass (LP) filter characteristics. The filter can operate with low supply voltages such as ± 0.4 V. For that reason, the proposed filter structure is convenient for low voltage applications.




Fig. 9. VDIBA based current controlled universal filter.

The filter structure employs two VDIBAs and two capacitors. The output functions of the filter can be obtained as

$$V_{out} = \frac{\left[s^2 V_2 + s(g_{m1}/C_{f1})V_3 + ((g_{m1}g_{m2})/(C_{f1}C_{f2}))V_1 \right]}{\left[s^2 + s(g_{m1}/C_{f1}) + ((g_{m1}g_{m2})/(C_{f1}C_{f2})) \right]}, \quad (7)$$

where g_{m1} and g_{m2} are the transconductances of the VDIBAs. Assuming that all biasing currents are equal, the transconductance of the VDIBAs can be written as $g_{m1} = g_{m2} = g_m$. In this case, the quality factor and cut-off frequency of the structure can be attained as

$$Q = \sqrt{C_{f1}/C_{f2}}, \quad (8)$$

$$\omega_0 = g_m / \sqrt{C_{f1}C_{f2}}. \quad (9)$$

From (8) and (9), it is realized that the cut-off frequency can be tuned by the biasing current I_B independently of quality factor.

In Table III, input voltage combinations are given for the different filter characteristics.

TABLE III. INPUT VOLTAGE COMBINATIONS FOR THE DIFFERENT FILTER CHARACTERISTICS.

Filter Type	V1	V2	V3
LP	V_{in}	0	0
HP	0	V_{in}	0
BP	0	0	V_{in}

Figure 10 indicates the frequency responses of the designed filter for the LP, HP and BP configurations. Herein, C_{f1} and C_{f2} are taken as 5 pF. Also, g_m values of VDIBA are chosen as 65 μ S.




Fig. 10. Frequency responses of the filter for the LP, HP and BP configurations.

The frequency behavior of the HP filter for the several biasing currents is depicted in Fig. 11. Herein, C_{f1} and C_{f2} are taken as 5 pF. It can be observed in Fig. 11 that the filter can be electronically adjusted for different I_B flows.




Fig. 11. Frequency responses of the HP filter configurations for different biasing current.

The major advantage of the proposed filter is that the structure can operate with low supply voltage such as ± 0.4 V. Also, any resistive elements are not employed in the filter structure. In addition to this, the filter can be controlled electronically by the biasing currents. Therefore, the proposed circuit is convenient for low voltage low power applications, IC technologies and current controlled

structures.

V. CONCLUSIONS

In this study, a novel low voltage low power VDIBA based on bulk-driven quasi floating-gate technique and level shifter current mirror has been suggested. Additionally, to prove the functionality of the proposed VDIBA, a universal filter has been designed with using proposed circuit. The simulations of the proposed structure and the filter have been carried out using 0.18 μ m TSMC CMOS technology parameters by SPICE. The simulation results confirm the theoretical approach. In addition, the proposed structure has been compared to the other VDIBA structures, in the literature. Hence, the advantages of the proposed structure have been exhibited. The introduced VDIBA is capable of operating with ± 0.4 V supply voltage and only dissipates power as 569 μ W. Also, the bandwidth of this structure is about 1.124 GHz. Furthermore, the proposed VDIBA is convenient for the IC technology, because of the fact that the proposed design has not involved any resistive element. Consequently, it is figured out that the suggested VDIBA is fairly appropriate structure for the analog integrated circuits and LVLP applications.

REFERENCES

- [1] R. Assaad, J. Silva-Martinez, "Recent advances on the design of high-gain wideband operational transconductance amplifiers", *VLSI Design*, vol. 2009, 11 pages, 2009. [Online]. Available: <http://dx.doi.org/10.1155/2009/323595>
- [2] O. G. Sokmen, S. A. Tekin, H. Ercan, M. Alci, "FGMOS based differential difference CCCII and its applications", *Turkish Journal of Electrical Engineering & Computer Sciences*, vol. 24, no. 4, pp. 2401–2411 2016. [Online]. Available: <http://dx.doi.org/10.3906/elk-1402-36>
- [3] D. Biolk, R. Senani, V. Biolkova, Z. Kolka, "Active elements for analog signal processing: classification, review, and new proposals", *Radioengineering*, vol. 17, no. 4, pp. 15–32, 2008.
- [4] N. A. Shah, M. F. Rather, "Voltage mode OTA based active-C universal filter and its transformation into CFA based RC-filter", *Indian J. Pure Appl. Phys.*, vol. 44, no. 5, pp. 402–406, 2006.
- [5] F. Kacar, A. Yesil, A. Noori, "New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications", *Radioengineering*, vol. 21, no. 1, pp. 333–339, 2012.
- [6] F. Kacar, A. Yesil, S. Minaei, H. Kuntman, "Positive/negative lossy/lossless grounded inductance simulators employing single VDCC and only two passive elements", *AEU-International Journal of Electronics and Communications*, vol. 68, no. 1, pp. 73–78, 2014. [Online]. Available: <http://dx.doi.org/10.1016/j.aeu.2013.08.020>
- [7] A. Ranjan, S. K. Paul, "Voltage mode universal biquad using CCCII", *Active Passive Electron. Compon.*, 5 pages, 2011. [Online]. Available: <http://dx.doi.org/10.1155/2011/439052>
- [8] N. Herencsar, J. Koton, K. Vrba, "Single CCTA-based universal biquadratic filters employing minimum components", *Int. Journal of Computer and Electrical Engineering*, vol. 1, no. 3, pp. 307–310, 2009. [Online]. Available: <http://dx.doi.org/10.7763/IJCEE.2009.V1.48>
- [9] W. Tangsrirat, K. Klahan, T. Dumawipata, W. Surakamponorn, "Low-voltage NMOS-based current differencing buffered amplifier and its application to current-mode ladder filter design", *Int. Journal of Electronics*, vol. 93, no. 11, pp. 777–791, 2006. [Online]. Available: <http://dx.doi.org/10.1080/00207210600711556>
- [10] N. Pandey, P. Kumar, S. K. Paul, "Voltage differencing transconductance amplifier based resistorless and electronically tunable wave active filter", *Analog Integrated Circuits and Signal Processing*, vol. 84, no. 1, pp. 107–117, 2015. [Online]. Available: <http://dx.doi.org/10.1007/s10470-015-0546-7>
- [11] R. Sotner, N. Herencsar, J. Jerabek, R. Prokop, A. Kartci, T. Dostal, K. Vrba, "Z-copy controlled-gain voltage differencing current conveyor: advanced possibilities in direct electronic control of first-

- order filter”, *Elektronika ir Elektrotechnika*, vol. 20, no. 6, pp. 77–83, 2014. [Online]. Available: <http://dx.doi.org/10.5755/j01.eee.20.6.7272>
- [12] M. Siripruchyanun, W. Jaikla, “Current controlled current conveyor transconductance amplifier (CCCCTA): a building block for analog signal processing”, *Electrical Engineering*, vol. 90, no. 6, pp. 443–453, 2008. [Online]. Available: <http://dx.doi.org/10.1007/s00202-007-0095-x>
- [13] N. Herencsar, S. Minaei, J. Koton, E. Yuce, K. Vrba, “New resistorless and electronically tunable realization of dual-output VM all-pass filter using VDIBA”, *Analog Integrated Circuits Signal Processing*, vol. 74, no. 1, pp. 141–154, 2013. [Online]. Available: <http://dx.doi.org/10.1007/s10470-012-9936-2>
- [14] N. Herencsar, O. Cicekoglu, R. Sotner, J. Koton, K. Vrba, “New resistorless tunable voltage-mode universal filter using single VDIBA”, *Analog Integrated Circuits Signal Processing*, vol. 76, no. 2, pp. 251–260, 2013. [Online]. Available: <http://dx.doi.org/10.1007/s10470-013-0090-2>
- [15] R. Sotner, J. Jerabek, N. Herencsar, “Voltage differencing buffered/inverted amplifiers and their applications for signal Generation”, *Radioengineering*, vol. 22, no. 2, pp. 490–504, 2013.
- [16] M. Gupta, R. Srivastava, U. Singh, “Low-voltage low-power FG MOS based VDIBA and its application as universal filter”, *Microelectronics Journal*, vol. 46, no. 2, pp. 125–134, 2015. [Online]. Available: <http://dx.doi.org/10.1016/j.mejo.2014.11.007>
- [17] K. L. Pushkar, D. R. Bhaskar, D. Prasad, “Voltage-mode new universal biquad filter configuration using a single VDIBA”, *Circuits Systems and Signal Processing*, vol. 33, no. 1, pp. 275–285, 2014. [Online]. Available: <http://dx.doi.org/10.1007/s00034-013-9625-0>
- [18] F. Khateb, “Bulk-driven floating-gate and bulk-driven quasi-floating-gate techniques for low-voltage low-power analog circuits design”, *AEU-International Journal of Electronics and Communications*, vol. 68, no. 1, pp. 64–72, 2014. [Online]. Available: <http://dx.doi.org/10.1016/j.aeue.2013.08.019>
- [19] H. Ercan, S. A. Tekin, M. Alci, “Low-voltage low-power multifunction current-controlled conveyor”, *Int. Journal of Electronics*, vol. 102, no. 3, pp. 444–461, 2015. [Online]. Available: [10.1080/00207217.2014.897382](http://dx.doi.org/10.1080/00207217.2014.897382)
- [20] S. S. Rajput, S. S. Jamuar, “Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications”, *IEE Proc. Circuits, Devices and Systems*, vol. 148, no. 5, pp. 273–278, 2001. [Online]. Available: <http://dx.doi.org/10.1049/ip-cds:20010441>
- [21] E. Sanchez-Sinencio, J. Silva-Martinez, “CMOS transconductance amplifiers, architectures and active filters: a tutorial”, *IEE Proc. Circuits, Devices and Systems*, vol. 147, no. 1, pp. 3–12, 2000. [Online]. Available: <http://dx.doi.org/10.1049/ip-cds:20000055>
- [22] K. C. Kuo, A. Leuciuc, “A linear MOS transistor using source degeneration and adaptive biasing”, *IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing*, vol. 48, no. 10, pp. 937–943, 2001. [Online]. Available: <http://dx.doi.org/10.1109/82.974782>
- [23] F. Krummenacher, N. Joehl, “A 4-MHz CMOS continuous-time filter with on-chip automatic tuning”, *IEEE Journal of Solid-State Circuits*, vol. 23, no. 3, pp. 750–758, 1988. [Online]. Available: <http://dx.doi.org/10.1109/82.974782>
- [24] K. R. Laker, W. M. C. Sansen, *Design of analog integrated circuits and systems*. McGraw-Hill, 1994.