1.
Sledevic T, Navakauskas D. FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron. ELEKTRON ELEKTROTECH [Internet]. 2016Apr.5 [cited 2024Apr.19];22(2):92-5. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/14598