Kašauskas, V., R. Anilionis, and D. Eidukas. “Simulation of the MOS Transistors Structures Channel Technological Problems”. Elektronika Ir Elektrotechnika, vol. 106, no. 10, Nov. 2010, pp. 139-42, https://eejournal.ktu.lt/index.php/elt/article/view/9144.