Beniseviciute, R., L. Butkus, and R. Seinauskas. “Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds With Higher Levels Faults”. Elektronika Ir Elektrotechnika, vol. 18, no. 5, Oct. 1998, https://eejournal.ktu.lt/index.php/elt/article/view/16035.