KaĊĦauskas, V., Anilionis, R., & Eidukas, D. (2010). Simulation of the MOS Transistors Structures Channel Technological Problems. Elektronika Ir Elektrotechnika, 106(10), 139-142. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/9144