Beniseviciute, R., Butkus, L., & Seinauskas, R. (1998). Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds with Higher Levels Faults. Elektronika Ir Elektrotechnika, 18(5). Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/16035